mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-10-25 10:27:04 +00:00
Tweak the expansion code for BIT_CONVERT to generate better code
converting from an MMX vector to an i64. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@73024 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
@@ -92,6 +92,26 @@ void DAGTypeLegalizer::ExpandRes_BIT_CONVERT(SDNode *N, SDValue &Lo,
|
||||
}
|
||||
}
|
||||
|
||||
if (InVT.isVector() && OutVT.isInteger()) {
|
||||
// Handle cases like i64 = BIT_CONVERT v1i64 on x86, where the operand
|
||||
// is legal but the result is not.
|
||||
MVT NVT = MVT::getVectorVT(TLI.getTypeToTransformTo(OutVT), 2);
|
||||
|
||||
if (isTypeLegal(NVT)) {
|
||||
SDValue CastInOp = DAG.getNode(ISD::BIT_CONVERT, dl, NVT, InOp);
|
||||
MVT EltNVT = NVT.getVectorElementType();
|
||||
Lo = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, EltNVT, CastInOp,
|
||||
DAG.getIntPtrConstant(0));
|
||||
Hi = DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, EltNVT, CastInOp,
|
||||
DAG.getIntPtrConstant(1));
|
||||
|
||||
if (TLI.isBigEndian())
|
||||
std::swap(Lo, Hi);
|
||||
|
||||
return;
|
||||
}
|
||||
}
|
||||
|
||||
// Lower the bit-convert to a store/load from the stack.
|
||||
assert(NOutVT.isByteSized() && "Expanded type not byte sized!");
|
||||
|
||||
|
||||
Reference in New Issue
Block a user