6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-03 14:31:10 +00:00
Code Issues Projects Releases Wiki Activity

AArch64DAGToDAGISel::SelectVTBL(): Fix a warning. [-Wunused-variable]

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@194679 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
NAKAMURA Takumi 2013-11-14 07:04:07 +00:00
parent 72cf01cc7c
commit f116f8a63f
1 changed files with 1 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
View File

@ -733,9 +733,7 @@ SDNode *AArch64DAGToDAGISel::SelectVTBL(SDNode *N, unsigned NumVecs,
// Check the element of look up table is 64-bit or not // Check the element of look up table is 64-bit or not
unsigned Vec0Idx = IsExt ? 2 : 1; unsigned Vec0Idx = IsExt ? 2 : 1;
SDValue V0 = N->getOperand(Vec0Idx + 0); assert(!N->getOperand(Vec0Idx + 0).getValueType().is64BitVector() &&
EVT VT = V0.getValueType();
assert(!VT.is64BitVector() &&
"The element of lookup table for vtbl and vtbx must be 128-bit"); "The element of lookup table for vtbl and vtbx must be 128-bit");
// Check the return value type is 64-bit or not // Check the return value type is 64-bit or not