6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-11-23 16:19:52 +00:00
Code Issues Projects Releases Wiki Activity

[mips] Rename data members and member functions in MipsAssemblerOptions.

Browse Source 
Summary: Use the naming convention from the LLVM Coding Standards.

Reviewers: dsanders

Reviewed By: dsanders

Differential Revision: http://reviews.llvm.org/D4972

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@217254 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Toma Tabacu
2014-09-05 15:43:21 +00:00
parent 286f644bce
commit f47b55160c
1 changed files with 14 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files

28
lib/Target/Mips/AsmParser/MipsAsmParser.cpp
View File

@@ -38,18 +38,18 @@ class MCInstrInfo;
namespace { namespace {
class MipsAssemblerOptions { class MipsAssemblerOptions {
public: public:
MipsAssemblerOptions() : aTReg(1), reorder(true), macro(true) {} MipsAssemblerOptions() : ATReg(1), Reorder(true), Macro(true) {}
unsigned getATRegNum() { return aTReg; } unsigned getATRegNum() { return ATReg; }
bool setATReg(unsigned Reg); bool setATReg(unsigned Reg);
bool isReorder() { return reorder; } bool isReorder() { return Reorder; }
void setReorder() { reorder = true; } void setReorder() { Reorder = true; }
void setNoreorder() { reorder = false; } void setNoReorder() { Reorder = false; }
bool isMacro() { return macro; } bool isMacro() { return Macro; }
void setMacro() { macro = true; } void setMacro() { Macro = true; }
void setNomacro() { macro = false; } void setNoMacro() { Macro = false; }
// Set of features that are either architecture features or referenced // Set of features that are either architecture features or referenced
// by them (e.g.: FeatureNaN2008 implied by FeatureMips32r6). // by them (e.g.: FeatureNaN2008 implied by FeatureMips32r6).
@@ -66,9 +66,9 @@ public:
Mips::FeatureGP64Bit | Mips::FeatureNaN2008; Mips::FeatureGP64Bit | Mips::FeatureNaN2008;
private: private:
unsigned aTReg; unsigned ATReg;
bool reorder; bool Reorder;
bool macro; bool Macro;
}; };
} }
@@ -1706,7 +1706,7 @@ bool MipsAssemblerOptions::setATReg(unsigned Reg) {
if (Reg > 31) if (Reg > 31)
return false; return false;
aTReg = Reg; ATReg = Reg;
return true; return true;
} }
@@ -2548,7 +2548,7 @@ bool MipsAsmParser::parseSetNoReorderDirective() {
reportParseError("unexpected token in statement"); reportParseError("unexpected token in statement");
return false; return false;
} }
Options.setNoreorder(); Options.setNoReorder();
getTargetStreamer().emitDirectiveSetNoReorder(); getTargetStreamer().emitDirectiveSetNoReorder();
Parser.Lex(); // Consume the EndOfStatement. Parser.Lex(); // Consume the EndOfStatement.
return false; return false;
@@ -2577,7 +2577,7 @@ bool MipsAsmParser::parseSetNoMacroDirective() {
reportParseError("`noreorder' must be set before `nomacro'"); reportParseError("`noreorder' must be set before `nomacro'");
return false; return false;
} }
Options.setNomacro(); Options.setNoMacro();
Parser.Lex(); // Consume the EndOfStatement. Parser.Lex(); // Consume the EndOfStatement.
return false; return false;
} }