6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-09-28 23:17:10 +00:00
Code Issues Projects Releases Wiki Activity

Add MOVi ARM encoding.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@116321 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Jim Grosbach
2010-10-12 18:09:12 +00:00
parent 320afb8c81
commit f59818b81a
2 changed files with 24 additions and 14 deletions
Download Patch File Download Diff File Expand all files Collapse all files

31
lib/Target/ARM/ARMInstrInfo.td
View File

@@ -1513,40 +1513,43 @@ def STM_UPD : AXI4st<(outs GPR:$wb), (ins addrmode4:$addr, pred:$p,
// //
let neverHasSideEffects = 1 in let neverHasSideEffects = 1 in
def MOVr : AsI1<0b1101, (outs GPR:$dst), (ins GPR:$src), DPFrm, IIC_iMOVr, def MOVr : AsI1<0b1101, (outs GPR:$Rd), (ins GPR:$Rm), DPFrm, IIC_iMOVr,
"mov", "\t$dst, $src", []>, UnaryDP { "mov", "\t$Rd, $Rm", []>, UnaryDP {
bits<4> dst; bits<4> Rd;
bits<4> src; bits<4> Rm;
let Inst{11-4} = 0b00000000; let Inst{11-4} = 0b00000000;
let Inst{25} = 0; let Inst{25} = 0;
let Inst{3-0} = src; let Inst{3-0} = Rm;
let Inst{15-12} = dst; let Inst{15-12} = Rd;
} }
// A version for the smaller set of tail call registers. // A version for the smaller set of tail call registers.
let neverHasSideEffects = 1 in let neverHasSideEffects = 1 in
def MOVr_TC : AsI1<0b1101, (outs tcGPR:$dst), (ins tcGPR:$src), DPFrm, def MOVr_TC : AsI1<0b1101, (outs tcGPR:$Rd), (ins tcGPR:$Rm), DPFrm,
IIC_iMOVr, "mov", "\t$dst, $src", []>, UnaryDP { IIC_iMOVr, "mov", "\t$Rd, $Rm", []>, UnaryDP {
bits<4> dst; bits<4> Rd;
bits<4> src; bits<4> Rm;
let Inst{11-4} = 0b00000000; let Inst{11-4} = 0b00000000;
let Inst{25} = 0; let Inst{25} = 0;
let Inst{3-0} = src; let Inst{3-0} = Rm;
let Inst{15-12} = dst; let Inst{15-12} = Rd;
} }
def MOVs : AsI1<0b1101, (outs GPR:$dst), (ins so_reg:$src), def MOVs : AsI1<0b1101, (outs GPR:$Rd), (ins so_reg:$src),
DPSoRegFrm, IIC_iMOVsr, DPSoRegFrm, IIC_iMOVsr,
"mov", "\t$dst, $src", [(set GPR:$dst, so_reg:$src)]>, UnaryDP { "mov", "\t$Rd, $src", [(set GPR:$Rd, so_reg:$src)]>, UnaryDP {
let Inst{25} = 0; let Inst{25} = 0;
} }
let isReMaterializable = 1, isAsCheapAsAMove = 1 in let isReMaterializable = 1, isAsCheapAsAMove = 1 in
def MOVi : AsI1<0b1101, (outs GPR:$dst), (ins so_imm:$src), DPFrm, IIC_iMOVi, def MOVi : AsI1<0b1101, (outs GPR:$dst), (ins so_imm:$src), DPFrm, IIC_iMOVi,
"mov", "\t$dst, $src", [(set GPR:$dst, so_imm:$src)]>, UnaryDP { "mov", "\t$dst, $src", [(set GPR:$dst, so_imm:$src)]>, UnaryDP {
bits<4> Rd;
let Inst{25} = 1; let Inst{25} = 1;
let Inst{15-12} = Rd;
let Inst{19-16} = 0b0000;
} }
let isReMaterializable = 1, isAsCheapAsAMove = 1 in let isReMaterializable = 1, isAsCheapAsAMove = 1 in

7
lib/Target/ARM/ARMMCCodeEmitter.cpp
View File

@@ -150,6 +150,13 @@ EncodeInstruction(const MCInst &MI, raw_ostream &OS,
unsigned Value = getBinaryCodeForInstr(MI); unsigned Value = getBinaryCodeForInstr(MI);
switch (Opcode) { switch (Opcode) {
default: break; default: break;
case ARM::MOVi:
// The 's' bit.
if (MI.getOperand(4).getReg() == ARM::CPSR)
Value |= 1 << ARMII::S_BitShift;
// The shifted immediate value.
Value |= getMachineSoImmOpValue((unsigned)MI.getOperand(1).getImm());
break;
case ARM::ADDri: case ARM::ADDri:
case ARM::ANDri: case ARM::ANDri:
case ARM::BICri: case ARM::BICri: