6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-08 06:32:24 +00:00
Code Issues Projects Releases Wiki Activity

Remove assert as the only integer registers on the sparc are physical.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11317 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Alkis Evlogimenos 2004-02-11 06:04:51 +00:00
parent 89cf3939b7
commit f8efea53c2
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/SparcV9/SparcV9CodeEmitter.cpp
View File

@ -29,7 +29,6 @@
#include "llvm/CodeGen/MachineFunctionInfo.h" #include "llvm/CodeGen/MachineFunctionInfo.h"
#include "llvm/CodeGen/MachineFunctionPass.h" #include "llvm/CodeGen/MachineFunctionPass.h"
#include "llvm/CodeGen/MachineInstr.h" #include "llvm/CodeGen/MachineInstr.h"
#include "llvm/Target/MRegisterInfo.h"
#include "llvm/Target/TargetMachine.h" #include "llvm/Target/TargetMachine.h"
#include "llvm/Target/TargetData.h" #include "llvm/Target/TargetData.h"
#include "Support/Debug.h" #include "Support/Debug.h"
@ -659,8 +658,6 @@ int64_t SparcV9CodeEmitter::getMachineOpValue(MachineInstr &MI,
} }
} else if (MO.isRegister() || MO.getType() == MachineOperand::MO_CCRegister) } else if (MO.isRegister() || MO.getType() == MachineOperand::MO_CCRegister)
{ {
assert(MRegisterInfo::isPhysicalRegister(MO.getReg()) &&
"virtual register in machine code!");
// This is necessary because the Sparc backend doesn't actually lay out // This is necessary because the Sparc backend doesn't actually lay out
// registers in the real fashion -- it skips those that it chooses not to // registers in the real fashion -- it skips those that it chooses not to
// allocate, i.e. those that are the FP, SP, etc. // allocate, i.e. those that are the FP, SP, etc.