mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-04-10 08:40:41 +00:00
Simplify the BuildMI calls even more.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@55077 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
bb466331e7
commit
f990b571c5
@ -155,8 +155,7 @@ unsigned FastISel::FastEmitInst_(unsigned MachineInstOpcode,
|
||||
unsigned ResultReg = MRI.createVirtualRegister(RC);
|
||||
const TargetInstrDesc &II = TII.get(MachineInstOpcode);
|
||||
|
||||
MachineInstr *MI = BuildMI(MF, II, ResultReg);
|
||||
MBB->push_back(MI);
|
||||
MachineInstr *MI = BuildMI(MBB, II, ResultReg);
|
||||
return ResultReg;
|
||||
}
|
||||
|
||||
@ -166,8 +165,7 @@ unsigned FastISel::FastEmitInst_r(unsigned MachineInstOpcode,
|
||||
unsigned ResultReg = MRI.createVirtualRegister(RC);
|
||||
const TargetInstrDesc &II = TII.get(MachineInstOpcode);
|
||||
|
||||
MachineInstr *MI = BuildMI(MF, II, ResultReg).addReg(Op0);
|
||||
MBB->push_back(MI);
|
||||
MachineInstr *MI = BuildMI(MBB, II, ResultReg).addReg(Op0);
|
||||
return ResultReg;
|
||||
}
|
||||
|
||||
@ -177,7 +175,6 @@ unsigned FastISel::FastEmitInst_rr(unsigned MachineInstOpcode,
|
||||
unsigned ResultReg = MRI.createVirtualRegister(RC);
|
||||
const TargetInstrDesc &II = TII.get(MachineInstOpcode);
|
||||
|
||||
MachineInstr *MI = BuildMI(MF, II, ResultReg).addReg(Op0).addReg(Op1);
|
||||
MBB->push_back(MI);
|
||||
MachineInstr *MI = BuildMI(MBB, II, ResultReg).addReg(Op0).addReg(Op1);
|
||||
return ResultReg;
|
||||
}
|
||||
|
Loading…
x
Reference in New Issue
Block a user