6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-11-02 07:11:49 +00:00
Code Issues Projects Releases Wiki Activity

Treat longs as ints => pretend they're all 32-bit values and squeeze them into

Browse Source 
32-bit registers.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@5008 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Misha Brukman 2002-12-13 10:43:09 +00:00
parent 59b3eedf31
commit fa18ade05b
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/X86/X86RegisterInfo.cpp
View File

@ -55,6 +55,8 @@ X86RegisterInfo::loadRegOffset2Reg(MachineBasicBlock *MBB,
case 1: opcode = X86::MOVmr8; break;
case 2: opcode = X86::MOVmr16; break;
case 4: opcode = X86::MOVmr32; break;
// FIXME: longs handled as ints
case 8: opcode = X86::MOVmr32; break;
default: assert(0 && "Invalid data size!");
}
@ -74,6 +76,8 @@ X86RegisterInfo::moveReg2Reg(MachineBasicBlock *MBB,
case 1: opcode = X86::MOVrr8; break;
case 2: opcode = X86::MOVrr16; break;
case 4: opcode = X86::MOVrr32; break;
// FIXME: longs handled as ints
case 8: opcode = X86::MOVrr32; break;
default: assert(0 && "Invalid data size!");
}
@ -92,6 +96,8 @@ X86RegisterInfo::moveImm2Reg(MachineBasicBlock *MBB,
case 1: opcode = X86::MOVir8; break;
case 2: opcode = X86::MOVir16; break;
case 4: opcode = X86::MOVir32; break;
// FIXME: longs handled as ints
case 8: opcode = X86::MOVir32; break;
default: assert(0 && "Invalid data size!");
}