6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-01-31 10:34:17 +00:00
Code Issues Projects Releases Wiki Activity

Add comments and test for atomic load/store and mem2reg.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@137690 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Eli Friedman 2011-08-15 23:55:52 +00:00
parent 02e603f87a
commit fd06b3cfa1
2 changed files with 16 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Transforms/Utils/PromoteMemoryToRegister.cpp
View File

@ -86,11 +86,15 @@ bool llvm::isAllocaPromotable(const AllocaInst *AI) {
UI != UE; ++UI) { // Loop over all of the uses of the alloca UI != UE; ++UI) { // Loop over all of the uses of the alloca
const User *U = *UI; const User *U = *UI;
if (const LoadInst *LI = dyn_cast<LoadInst>(U)) { if (const LoadInst *LI = dyn_cast<LoadInst>(U)) {
// Note that atomic loads can be transformed; atomic semantics do
// not have any meaning for a local alloca.
if (LI->isVolatile()) if (LI->isVolatile())
return false; return false;
} else if (const StoreInst *SI = dyn_cast<StoreInst>(U)) { } else if (const StoreInst *SI = dyn_cast<StoreInst>(U)) {
if (SI->getOperand(0) == AI) if (SI->getOperand(0) == AI)
return false; // Don't allow a store OF the AI, only INTO the AI. return false; // Don't allow a store OF the AI, only INTO the AI.
// Note that atomic stores can be transformed; atomic semantics do
// not have any meaning for a local alloca.
if (SI->isVolatile()) if (SI->isVolatile())
return false; return false;
} else if (const IntrinsicInst *II = dyn_cast<IntrinsicInst>(U)) { } else if (const IntrinsicInst *II = dyn_cast<IntrinsicInst>(U)) {

12
test/Transforms/Mem2Reg/atomic.ll Normal file
View File

@ -0,0 +1,12 @@
; RUN: opt -mem2reg < %s -S | FileCheck %s
; mem2reg is allowed with arbitrary atomic operations (although we only support
; it for atomic load and store at the moment).
define i32 @test1(i32 %x) {
; CHECK: @test1
; CHECK: ret i32 %x
%a = alloca i32
store atomic i32 %x, i32* %a seq_cst, align 4
%r = load atomic i32* %a seq_cst, align 4
ret i32 %r
}