6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-28 09:31:03 +00:00
Code Issues Projects Releases Wiki Activity

Update Test for Multidefs

Browse Source 
Update the MultiPat.td test to create some defs via multidefs.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@141235 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
David Greene 2011-10-05 22:42:48 +00:00
parent e5d5cdf2e9
commit fd56d75396
1 changed files with 16 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
test/TableGen/MultiPat.td
View File

@ -85,18 +85,21 @@ def int_x86_sse2_add_ps : Intrinsic<"addps">;
def int_x86_sse2_add_pd : Intrinsic<"addpd">; def int_x86_sse2_add_pd : Intrinsic<"addpd">;
def INTRINSIC : Intrinsic<"Dummy">; def INTRINSIC : Intrinsic<"Dummy">;
def bitconvert; def bitconvert;
def add;
class MakePat<list<dag> patterns> : Pat<patterns[0], patterns[1]>; class MakePatImpl<list<dag> patterns> : Pat<patterns[0], patterns[1]>;
class MakePat<list<dag> patterns,
string suffix,
string intr> : MakePatImpl<!foreach(Decls.pattern, patterns,
!foreach(Decls.operand, Decls.pattern,
!subst(INTRINSIC, !cast<Intrinsic>(!subst("SUFFIX", suffix, intr)),
!subst(REGCLASS, VR128,
!subst(MNEMONIC, set, Decls.operand)))))>;
class Base<bits<8> opcode, dag opnds, dag iopnds, string asmstr, Intrinsic intr, class Base<bits<8> opcode, dag opnds, dag iopnds, string asmstr, Intrinsic intr,
list<list<dag>> patterns> list<list<dag>> patterns>
: Inst<opcode, opnds, iopnds, asmstr, : Inst<opcode, opnds, iopnds, asmstr,
!foreach(Decls.pattern, patterns[0], !foreach(Decls.pattern, patterns[0],
!foreach(Decls.operand, Decls.pattern,
!subst(INTRINSIC, intr,
!subst(REGCLASS, VR128,
!subst(MNEMONIC, set, Decls.operand)))))>,
MakePat<!foreach(Decls.pattern, patterns[1],
!foreach(Decls.operand, Decls.pattern, !foreach(Decls.operand, Decls.pattern,
!subst(INTRINSIC, intr, !subst(INTRINSIC, intr,
!subst(REGCLASS, VR128, !subst(REGCLASS, VR128,
@ -108,13 +111,18 @@ multiclass arith<bits<8> opcode, string asmstr, string intr, list<list<dag>> pat
def PD : Base<opcode, (outs VR128:$dst), (ins VR128:$src1, VR128:$src2), def PD : Base<opcode, (outs VR128:$dst), (ins VR128:$src1, VR128:$src2),
!strconcat(asmstr, "\t$dst, $src1, $src2"), !cast<Intrinsic>(!subst("SUFFIX", "_pd", intr)), patterns>; !strconcat(asmstr, "\t$dst, $src1, $src2"), !cast<Intrinsic>(!subst("SUFFIX", "_pd", intr)), patterns>;
multidef <patterns, list<dag> pats, 1> : MakePat<pats, "_ps", intr>;
multidef <patterns, list<dag> pats, 1> : MakePat<pats, "_pd", intr>;
} }
defm ADD : arith<0x58, "add", "int_x86_sse2_addSUFFIX", defm ADD : arith<0x58, "add", "int_x86_sse2_addSUFFIX",
// rr Patterns // rr Patterns
[[(set REGCLASS:$dst, (INTRINSIC REGCLASS:$src1, REGCLASS:$src2))], [[(set REGCLASS:$dst, (INTRINSIC REGCLASS:$src1, REGCLASS:$src2))],
[(set REGCLASS:$dst, (bitconvert (INTRINSIC REGCLASS:$src1, REGCLASS:$src2))), [(set REGCLASS:$dst, (bitconvert (INTRINSIC REGCLASS:$src1, REGCLASS:$src2))),
(MNEMONIC REGCLASS:$dst, REGCLASS:$src)]]>; (MNEMONIC REGCLASS:$dst, REGCLASS:$src)],
[(set REGCLASS:$dst, (add (INTRINSIC REGCLASS:$src1, REGCLASS:$src2))),
(MNEMONIC (add REGCLASS:$dst, REGCLASS:$src))]]>;
// CHECK: [(set VR128:$dst, (int_x86_sse2_add_pd VR128:$src1, VR128:$src2))] // CHECK: [(set VR128:$dst, (int_x86_sse2_add_pd VR128:$src1, VR128:$src2))]
// CHECK: [(set VR128:$dst, (int_x86_sse2_add_ps VR128:$src1, VR128:$src2))] // CHECK: [(set VR128:$dst, (int_x86_sse2_add_ps VR128:$src1, VR128:$src2))]