6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-10 20:33:15 +00:00
Code Issues Projects Releases Wiki Activity

fix bogus warning

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@22943 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2005-08-20 18:07:27 +00:00
parent ffb973df92
commit fe0c2c8721
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/SelectionDAG/ScheduleDAG.cpp
View File

@ -151,7 +151,7 @@ unsigned SimpleSched::Emit(SDOperand Op) {
unsigned SrcReg = cast<RegisterSDNode>(Op.getOperand(1))->getReg(); unsigned SrcReg = cast<RegisterSDNode>(Op.getOperand(1))->getReg();
// Figure out the register class to create for the destreg. // Figure out the register class to create for the destreg.
const TargetRegisterClass *TRC; const TargetRegisterClass *TRC = 0;
if (MRegisterInfo::isVirtualRegister(SrcReg)) { if (MRegisterInfo::isVirtualRegister(SrcReg)) {
TRC = RegMap->getRegClass(SrcReg); TRC = RegMap->getRegClass(SrcReg);
} else { } else {