Lauro Ramos Venancio 
							
						 
					 
					
						
						
							
						
						e0cb36b9fb 
					 
					
						
						
							
							[ARM] Implement __builtin_thread_pointer.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@43892  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-11-08 17:20:05 +00:00 
						 
				 
			
				
					
						
							
							
								Rafael Espindola 
							
						 
					 
					
						
						
							
						
						f1ba1cad38 
					 
					
						
						
							
							Move the LowerMEMCPY and LowerMEMCPYCall to a common place.  
						
						... 
						
						
						
						Thanks for the suggestions Bill :-)
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@43742  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-11-05 23:12:20 +00:00 
						 
				 
			
				
					
						
							
							
								Rafael Espindola 
							
						 
					 
					
						
						
							
						
						e0703c84dd 
					 
					
						
						
							
							Make ARM and X86 LowerMEMCPY identical by moving the isThumb check into getMaxInlineSizeThreshold  
						
						... 
						
						
						
						and by restructuring the X86 version.
New I just have to move this to a common place :-)
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@43554  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-10-31 14:39:58 +00:00 
						 
				 
			
				
					
						
							
							
								Rafael Espindola 
							
						 
					 
					
						
						
							
						
						fc05f402ea 
					 
					
						
						
							
							Make ARM an X86 memcpy expansion more similar to each other.  
						
						... 
						
						
						
						Now both subtarget define getMaxInlineSizeThreshold and the expansion uses it.
This should not change generated code.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@43552  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-10-31 11:52:06 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						4102eb57bb 
					 
					
						
						
							
							Fix memcpy lowering when addresses are 4-byte aligned but size is not multiple of 4.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@43234  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-10-22 22:11:27 +00:00 
						 
				 
			
				
					
						
							
							
								Rafael Espindola 
							
						 
					 
					
						
						
							
						
						7b73a5d6de 
					 
					
						
						
							
							split LowerMEMCPY into LowerMEMCPYCall and LowerMEMCPYInline in the ARM backend.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@43176  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-10-19 14:35:17 +00:00 
						 
				 
			
				
					
						
							
							
								Chris Lattner 
							
						 
					 
					
						
						
							
						
						65a3323b0a 
					 
					
						
						
							
							legalizing the ret operation on f64 shouldn't introduce a new  
						
						... 
						
						
						
						i64 bit convert needlessly.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@43116  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-10-18 06:17:07 +00:00 
						 
				 
			
				
					
						
							
							
								Dan Gohman 
							
						 
					 
					
						
						
							
						
						f96e4de403 
					 
					
						
						
							
							Set ISD::FPOW to Expand.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@42881  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-10-11 23:21:31 +00:00 
						 
				 
			
				
					
						
							
							
								Dan Gohman 
							
						 
					 
					
						
						
							
						
						525178cdbf 
					 
					
						
						
							
							Migrate X86 and ARM from using X86ISD::{,I}DIV and ARMISD::MULHILO{U,S} to  
						
						... 
						
						
						
						use ISD::{S,U}DIVREM and ISD::{S,U}MUL_HIO. Move the lowering code
associated with these operators into target-independent in LegalizeDAG.cpp
and TargetLowering.cpp.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@42762  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-10-08 18:33:35 +00:00 
						 
				 
			
				
					
						
							
							
								Duncan Sands 
							
						 
					 
					
						
						
							
						
						f7331b3dd7 
					 
					
						
						
							
							Fold the adjust_trampoline intrinsic into  
						
						... 
						
						
						
						init_trampoline.  There is now only one
trampoline intrinsic.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@41841  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-09-11 14:10:23 +00:00 
						 
				 
			
				
					
						
							
							
								Dale Johannesen 
							
						 
					 
					
						
						
							
						
						eaf089430e 
					 
					
						
						
							
							Enhance APFloat to retain bits of NaNs (fixes oggenc).  
						
						... 
						
						
						
						Use APFloat interfaces for more references, mostly
of ConstantFPSDNode.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@41632  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-08-31 04:03:46 +00:00 
						 
				 
			
				
					
						
							
							
								Duncan Sands 
							
						 
					 
					
						
						
							
						
						36397f5034 
					 
					
						
						
							
							Support for trampolines, except for X86 codegen which is  
						
						... 
						
						
						
						still under discussion.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40549  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-07-27 12:58:54 +00:00 
						 
				 
			
				
					
						
							
							
								Gabor Greif 
							
						 
					 
					
						
						
							
						
						a99be51bf5 
					 
					
						
						
							
							Here is the bulk of the sanitizing.  
						
						... 
						
						
						
						Almost all occurrences of "bytecode" in the sources have been eliminated.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37913  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-07-05 17:07:56 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						0e1d37904a 
					 
					
						
						
							
							Reflects the chanegs made to PredicateOperand.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37898  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-07-05 07:18:20 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						e2446c6076 
					 
					
						
						
							
							Silence a warning.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37737  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-06-26 18:31:22 +00:00 
						 
				 
			
				
					
						
							
							
								Dan Gohman 
							
						 
					 
					
						
						
							
						
						ea859be53c 
					 
					
						
						
							
							Move ComputeMaskedBits, MaskedValueIsZero, and ComputeNumSignBits from  
						
						... 
						
						
						
						TargetLowering to SelectionDAG so that they have more convenient
access to the current DAG, in preparation for the ValueType routines
being changed from standalone functions to members of SelectionDAG for
the pre-legalize vector type changes.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37704  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-06-22 14:59:07 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						97e604e7d8 
					 
					
						
						
							
							Be more conservative of duplicating blocks.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37669  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-06-19 23:55:02 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						277f0741c5 
					 
					
						
						
							
							Allow predicated immediate ARM to ARM calls.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37659  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-06-19 21:05:09 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						144fd1ff0f 
					 
					
						
						
							
							Set ARM ifcvt duplication limit to 3 for now.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37385  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-06-01 08:28:59 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						e5e7ce458a 
					 
					
						
						
							
							Silence some compilation warnings.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37197  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-05-18 01:19:57 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						9f8cbd147c 
					 
					
						
						
							
							Set ARM if-conversion block size threshold to 10 instructions for now.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37194  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-05-18 00:19:34 +00:00 
						 
				 
			
				
					
						
							
							
								Dale Johannesen 
							
						 
					 
					
						
						
							
						
						8dd86c14d4 
					 
					
						
						
							
							More effective breakdown of memcpy into repeated load/store.  These are now  
						
						... 
						
						
						
						in the order lod;lod;lod;sto;sto;sto which means the load-store optimizer
has a better chance of producing ldm/stm.  Ideally you would get cooperation
from the RA as well but this is not there yet.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37179  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-05-17 21:31:21 +00:00 
						 
				 
			
				
					
						
							
							
								Lauro Ramos Venancio 
							
						 
					 
					
						
						
							
						
						5d3d44a848 
					 
					
						
						
							
							Fix previous patch. GOTOFF can be used only when the symbol has internal  
						
						... 
						
						
						
						linkage or hidden visibility.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37055  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-05-14 23:20:21 +00:00 
						 
				 
			
				
					
						
							
							
								Lauro Ramos Venancio 
							
						 
					 
					
						
						
							
						
						930d161ba2 
					 
					
						
						
							
							Optimize PIC implementation. GOTOFF can be used when the symbol is defined  
						
						... 
						
						
						
						and used in the same module.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37044  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-05-14 18:46:23 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						97c9bb5cc6 
					 
					
						
						
							
							On Mac OS X, GV requires an extra load only when relocation-model is non-static.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@36718  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-05-04 00:26:58 +00:00 
						 
				 
			
				
					
						
							
							
								Lauro Ramos Venancio 
							
						 
					 
					
						
						
							
						
						e8e5495474 
					 
					
						
						
							
							Debug support for arm-linux.  
						
						... 
						
						
						
						Patch by Raul Herbster.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@36690  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-05-03 20:28:35 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						0b0a9a90a4 
					 
					
						
						
							
							Typo. It's checking if V is multiple of 4, not multiple of 3. :-)  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@36663  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-05-03 02:00:18 +00:00 
						 
				 
			
				
					
						
							
							
								Lauro Ramos Venancio 
							
						 
					 
					
						
						
							
						
						64f4fa5e0e 
					 
					
						
						
							
							ARM TLS: implement "general dynamic", "initial exec" and "local exec" models.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@36506  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-04-27 13:54:47 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						b1df8f2750 
					 
					
						
						
							
							Darwin runtime library does not have these.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@36505  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-04-27 08:15:43 +00:00 
						 
				 
			
				
					
						
							
							
								Lauro Ramos Venancio 
							
						 
					 
					
						
						
							
						
						0ae4a3357a 
					 
					
						
						
							
							Implement PIC for arm-linux.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@36324  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-04-22 00:04:12 +00:00 
						 
				 
			
				
					
						
							
							
								Chris Lattner 
							
						 
					 
					
						
						
							
						
						5a3d40d88f 
					 
					
						
						
							
							arm has r+r*s and r+i addr modes, but no r+i+r*s addr modes.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35962  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-04-13 06:50:55 +00:00 
						 
				 
			
				
					
						
							
							
								Chris Lattner 
							
						 
					 
					
						
						
							
						
						e11529438c 
					 
					
						
						
							
							Fix incorrect fall-throughs in addr mode code.  This fixes CodeGen/ARM/arm-negative-stride.ll  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35909  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-04-11 16:17:12 +00:00 
						 
				 
			
				
					
						
							
							
								Chris Lattner 
							
						 
					 
					
						
						
							
						
						eb13d1b710 
					 
					
						
						
							
							restore support for negative strides  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35859  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-04-10 03:48:29 +00:00 
						 
				 
			
				
					
						
							
							
								Chris Lattner 
							
						 
					 
					
						
						
							
						
						37caf8c68e 
					 
					
						
						
							
							remove dead target hooks  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35846  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-04-09 23:33:39 +00:00 
						 
				 
			
				
					
						
							
							
								Chris Lattner 
							
						 
					 
					
						
						
							
						
						b445d0cbb9 
					 
					
						
						
							
							remove some dead target hooks, subsumed by isLegalAddressingMode  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35840  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-04-09 22:27:04 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						0a7baa24d1 
					 
					
						
						
							
							Typo.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35639  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-04-04 00:06:07 +00:00 
						 
				 
			
				
					
						
							
							
								Chris Lattner 
							
						 
					 
					
						
						
							
						
						b2c594f350 
					 
					
						
						
							
							Arm supports negative strides as well, add them.  This lets us compile:  
						
						... 
						
						
						
						CodeGen/ARM/arm-negative-stride.ll to:
LBB1_2: @bb
        str r1, [r3, -r0, lsl #2 ]
        add r0, r0, #1 
        cmp r0, r2
        bne LBB1_2      @bb
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35609  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-04-03 00:13:57 +00:00 
						 
				 
			
				
					
						
							
							
								Chris Lattner 
							
						 
					 
					
						
						
							
						
						6e0784da77 
					 
					
						
						
							
							fix the CodeGen/ARM/2007-03-13-InstrSched.ll regression: allow IV's with scales  
						
						... 
						
						
						
						to be folded into non-store instructions.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35601  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-04-02 18:51:18 +00:00 
						 
				 
			
				
					
						
							
							
								Chris Lattner 
							
						 
					 
					
						
						
							
						
						c4e3f8e736 
					 
					
						
						
							
							add support for the 'w' inline asm register class.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35598  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-04-02 17:24:08 +00:00 
						 
				 
			
				
					
						
							
							
								Lauro Ramos Venancio 
							
						 
					 
					
						
						
							
						
						9996663fc6 
					 
					
						
						
							
							- Divides the comparisons in two types: comparisons that only use N and Z  
						
						... 
						
						
						
						flags (ARMISD::CMPNZ) and comparisons that use all flags (ARMISD::CMP).
- Defines the instructions: TST, TEQ (ARM) and TST (Thumb).
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35573  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-04-02 01:30:03 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						3074d9df96 
					 
					
						
						
							
							Add i16 address mode.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35551  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-04-01 08:06:46 +00:00 
						 
				 
			
				
					
						
							
							
								Chris Lattner 
							
						 
					 
					
						
						
							
						
						c9addb7488 
					 
					
						
						
							
							implement the new addressing mode description hook.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35521  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-03-30 23:15:24 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						caaf69107e 
					 
					
						
						
							
							Remove isLegalAddressImmediate.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35406  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-03-28 01:53:55 +00:00 
						 
				 
			
				
					
						
							
							
								Lauro Ramos Venancio 
							
						 
					 
					
						
						
							
						
						b8a93a45f8 
					 
					
						
						
							
							bugfix: sometimes the spiller puts a load between the "mov lr, pc" and "bx" of a CALL_NOLINK.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35381  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-03-27 16:19:21 +00:00 
						 
				 
			
				
					
						
							
							
								Chris Lattner 
							
						 
					 
					
						
						
							
						
						4234f57fa0 
					 
					
						
						
							
							switch TargetLowering::getConstraintType to take the entire constraint,  
						
						... 
						
						
						
						not just the first letter.  No functionality change.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35322  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-03-25 02:14:49 +00:00 
						 
				 
			
				
					
						
							
							
								Dale Johannesen 
							
						 
					 
					
						
						
							
						
						fa4bce2b76 
					 
					
						
						
							
							repair x86 performance, dejagnu problems from previous change  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35245  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-03-21 21:51:52 +00:00 
						 
				 
			
				
					
						
							
							
								Dale Johannesen 
							
						 
					 
					
						
						
							
						
						8e59e163db 
					 
					
						
						
							
							do not share old induction variables when this would result in invalid  
						
						... 
						
						
						
						instructions (that would have to be split later)
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35227  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-03-20 21:54:54 +00:00 
						 
				 
			
				
					
						
							
							
								Lauro Ramos Venancio 
							
						 
					 
					
						
						
							
						
						64c88d741e 
					 
					
						
						
							
							bugfix: When the source register of CALL_NOLINK was LR, the following code was emitted:  
						
						... 
						
						
						
						mov lr, pc
    bx lr
So, the function was not called.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35218  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-03-20 17:57:23 +00:00 
						 
				 
			
				
					
						
							
							
								Chris Lattner 
							
						 
					 
					
						
						
							
						
						1719e13da0 
					 
					
						
						
							
							fix indentation  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35202  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-03-20 02:25:53 +00:00 
						 
				 
			
				
					
						
							
							
								Evan Cheng 
							
						 
					 
					
						
						
							
						
						9f6636ff0c 
					 
					
						
						
							
							Fix naming inconsistencies.  
						
						... 
						
						
						
						git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@35163  91177308-0d34-0410-b5e6-96231b3b80d8 
						
						
					 
					
						2007-03-19 07:48:02 +00:00