Chris Lattner
|
2aa3a66fb1
|
Until the pattern matching instruction selector is finished, enable debug output from it
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7722 91177308-0d34-0410-b5e6-96231b3b80d8
|
2003-08-11 15:11:01 +00:00 |
|
Chris Lattner
|
ac0c8680ad
|
Add support for a pattern matching instruction selector. This is still in
the early implementation phases, so it is disabled by default
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7719 91177308-0d34-0410-b5e6-96231b3b80d8
|
2003-08-11 14:59:22 +00:00 |
|
Chris Lattner
|
c01f39307e
|
Start using tablegenerated instruction descriptions
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7538 91177308-0d34-0410-b5e6-96231b3b80d8
|
2003-08-03 21:54:59 +00:00 |
|
Chris Lattner
|
7ad3e063f5
|
Switch over to TableGen generated register file description
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@7511 91177308-0d34-0410-b5e6-96231b3b80d8
|
2003-08-03 15:48:14 +00:00 |
|
Chris Lattner
|
726140821f
|
Initial checkin of X86 backend.
We can instruction select exactly one instruction 'ret void'. Wow.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@4284 91177308-0d34-0410-b5e6-96231b3b80d8
|
2002-10-25 22:55:53 +00:00 |
|