6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-10-30 16:17:05 +00:00
Code Issues Projects Releases Wiki Activity
103,522 Commits 39 Branches 0 Tags
8d24d43c95eda711f1491dfd2eda91911ab91f04
Commit Graph

126 Commits

Author SHA1 Message Date
Misha Brukman
b5f662fa03 Remove trailing whitespace 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@21425 91177308-0d34-0410-b5e6-96231b3b80d8
 2005-04-21 23:30:14 +00:00
Chris Lattner
3ea78c4276 Use the target triple to pick this target. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@18830 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-12-12 17:40:28 +00:00
Brian Gaeke
74be3a5794 Print llvm code one function at a time. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@18805 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-12-11 22:17:07 +00:00
Brian Gaeke
b3a86a6d49 JIT should print LLVM each function before selecting instructions for it. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@18803 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-12-11 18:41:09 +00:00
Brian Gaeke
56c5d7369b Bools are *also* not ints. Sigh. Furthermore, most of the TargetMachine 
ctor parameters can be defaulted.

Print the transformed llvm code input to the instruction selector
when -print-machineinstrs is on, just like V9.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@18794 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-12-11 05:19:04 +00:00
Brian Gaeke
5aefa8a6fe Move -lowerselect later in the chain; some select instructions were 
slipping through into the instruction selector, which can't deal with
them yet.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@18758 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-12-10 08:39:30 +00:00
Brian Gaeke
20503bd958 Bytes and shorts are aligned differently from words. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@18713 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-12-09 18:51:02 +00:00
Brian Gaeke
4b92ed6d58 Allocate fewer registers and tighten up alignment restrictions. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@17929 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-11-18 00:25:20 +00:00
Brian Gaeke
0e2d466ce9 Implement getModuleMatchQuality and getJITMatchQuality so that v8 will be the 
default 32/BE target on sparc hosts, and ppc will continue to be the default
on other hosts.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@16865 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-10-09 05:57:01 +00:00
Brian Gaeke
8a9acd1e31 Fix double and long alignment. 
Call the FPMover pass after register allocation.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@16573 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-09-29 03:26:27 +00:00
Chris Lattner
0cf0c37469 Delete the allocate*TargetMachine function, which is now dead . 
The shared command line options are now in a header that makes sense.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@14756 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-07-11 04:17:10 +00:00
Chris Lattner
71d24aab2d Make these format a bit nicer 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@14747 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-07-11 03:27:42 +00:00
Chris Lattner
d36c970a11 Auto-registrate target 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@14745 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-07-11 02:48:49 +00:00
Chris Lattner
38343f6cfe Add #includes 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@14625 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-07-04 17:19:21 +00:00
Chris Lattner
a9a582fbb6 Fix potential problems with unreachable basic blocks. 
Also, while noone's looking, add support for constant expressions.  Wait,
I said not to look!


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@14566 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-07-02 05:49:11 +00:00
Misha Brukman
0280aa9795 Order #includes as per style guide. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@14305 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-06-21 21:54:40 +00:00
Brian Gaeke
a3c57624c0 Get rid of selects the easy way 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@14230 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-06-18 08:46:15 +00:00
Brian Gaeke
f405280acb I think we'll use the standard lowering passes for now. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@14179 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-06-15 20:37:12 +00:00
Brian Gaeke
ef8e48aae0 I don't think we have to have 4 extra allocated (but unused) bytes on the stack. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@12905 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-04-13 18:28:37 +00:00
Brian Gaeke
86a8790826 Add references to delay slot filler pass. 
Fill in addPassesToJITCompile method.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@12729 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-04-06 23:21:24 +00:00
Brian Gaeke
7a3ae1fbad Support -print-machineinstrs 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@12124 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-03-04 19:22:16 +00:00
Brian Gaeke
4acfd039f9 Asm printer support, based on x86 - only prints mnemonics for now 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@12113 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-03-04 06:00:41 +00:00
Chris Lattner
1c809c594b Add an instruction selector capable of selecting 'ret void' 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11973 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-02-29 00:27:00 +00:00
Chris Lattner
9ff6ba1ea1 Change this so that LLC actually tries to run the code generator, though it will 
immediately abort due to lack of an instruction selector. :)


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11963 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-02-28 20:21:45 +00:00
Chris Lattner
8d8a6bc7a3 Finegrainify namespacification 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11958 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-02-28 19:52:49 +00:00
Brian Gaeke
e785e531f4 SparcV8 skeleton 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11828 91177308-0d34-0410-b5e6-96231b3b80d8
 2004-02-25 19:28:19 +00:00