6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-10-30 16:17:05 +00:00
Code Issues Projects Releases Wiki Activity
6,771 Commits 39 Branches 0 Tags
d957518b51ec853a115f277f8c080e6d55b4fd7c
Commit Graph

69 Commits

Author SHA1 Message Date
Chris Lattner
cf4525bd20 * Swithc to new MachineCodeForInstruction model 
* Implement memory freeing for instruction temporaries


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@1653 91177308-0d34-0410-b5e6-96231b3b80d8
 2002-02-03 07:49:15 +00:00
Chris Lattner
697954c15d Changes to build successfully with GCC 3.02 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@1503 91177308-0d34-0410-b5e6-96231b3b80d8
 2002-01-20 22:54:45 +00:00
Ruchira Sasanka
d00982a81c Added comments and correct logic for finding register sizes. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@1494 91177308-0d34-0410-b5e6-96231b3b80d8
 2002-01-07 19:20:28 +00:00
Vikram S. Adve
00521d79bf When allocating space on stack for writing a register, 
use the size of the register, not the size of the Value type,
to get the right alignment.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@1284 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-11-12 23:26:35 +00:00
Vikram S. Adve
b7048409ae Added class UltraSparcCacheInfo. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@1225 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-11-09 02:16:04 +00:00
Vikram S. Adve
7f37fe5187 Use MachineFrameInfo as base class of UltraSparcFrameInfo, and made 
a major overhaul of this class and how stack frames are managed.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@1191 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-11-08 04:55:13 +00:00
Vikram S. Adve
9db43184ca Added a frame layout class, and code to insert prolog/epilog code. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@942 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-10-22 13:44:23 +00:00
Vikram S. Adve
4df35a2ce3 Moved implementation of class UltraSparcInstrInfo to SparcInstrInfo.cpp. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@863 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-10-18 00:02:32 +00:00
Chris Lattner
1e23ed7c65 Output to cerr rather than cout so that debug info doesn't mess up assembly generation 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@840 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-10-15 18:15:27 +00:00
Ruchira Sasanka
cc3ccac238 updated suggesting/coloring of call & return args & implicit operands 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@830 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-10-15 16:25:28 +00:00
Chris Lattner
0714e3bc44 Make the sparc.burg file be a little more flexible and rubust in the fact of 
renumbering of instructions.  It is still horribly broken and grossly dependant on the number of instructions, but now it is a least a little better.

Oh yeah it also works now.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@793 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-10-14 17:25:31 +00:00
Chris Lattner
9a3d63bcbe Seperate instruction definitions into new SparcInstr.def file 
Move contents of SparcMachineInstrDesc[] out of SparcInternals.h
into Sparc.cpp


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@644 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-09-19 15:56:23 +00:00
Ruchira Sasanka
89fb46b00b -- ruchira 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@632 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-09-18 22:52:44 +00:00
Vikram S. Adve
0fb498017a Make class TargetMachine the common interface to all target-dependent 
information, including instr, sched, and reg information.
Rename files to match the primary classes they provide.
Commented out call to register allocation until more tests run correctly.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@616 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-09-18 13:01:29 +00:00
Ruchira Sasanka
866f1385b4 modified printing of debug messages 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@593 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-09-15 19:11:31 +00:00
Ruchira Sasanka
e38bd53361 added register allocation code 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@585 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-09-15 00:30:44 +00:00
Chris Lattner
46cbff625e Chris seems fond of #include <vector>. Fix these. Also convert use list in 
Value to a vector instead of a list.

Move SchedGraph.h & SchedPriorities.h into lib/CodeGen/InstrScheduling


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@572 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-09-14 16:56:32 +00:00
Chris Lattner
f6e0e28135 Checkin changes to: 
1. Clean up the TargetMachine structure.  No more wierd pointers that have to
   be cast around and taken care of by the target.
2. Instruction Scheduling now takes the schedinfo as an argument.  The same
   should be done with the instinfo, it just isn't now.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@565 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-09-14 04:32:55 +00:00
Chris Lattner
20b1ea0c98 Move files. 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@561 91177308-0d34-0410-b5e6-96231b3b80d8
 2001-09-14 03:47:57 +00:00