6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-12-13 16:20:31 +00:00
Code Issues Projects Releases Wiki Activity
116,325 Commits 39 Branches 0 Tags
f30ac8f5ece0c90d804cd6ddec142ac05e1d32f1
Commit Graph

2 Commits

Author SHA1 Message Date
Kit Barton
1f9ea3a230 Change the generation of the vmuluwm instruction to be based on the MUL opcode. 
Phabricator review: http://reviews.llvm.org/D8185


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@231827 91177308-0d34-0410-b5e6-96231b3b80d8
 2015-03-10 19:49:38 +00:00
Kit Barton
40057e8ee8 Add the following 64-bit vector integer arithmetic instructions added in POWER8: 
vaddudm
vsubudm
vmulesw
vmulosw
vmuleuw
vmulouw
vmuluwm
vmaxsd
vmaxud
vminsd
vminud
vcmpequd
vcmpequd.
vcmpgtsd
vcmpgtsd.
vcmpgtud
vcmpgtud.
vrld
vsld
vsrd
vsrad

Phabricator review: http://reviews.llvm.org/D7959


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@231115 91177308-0d34-0410-b5e6-96231b3b80d8
 2015-03-03 19:55:45 +00:00