mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-11-01 15:17:25 +00:00
7c9c6ed761
Essentially the same as the GEP change in r230786.
A similar migration script can be used to update test cases, though a few more
test case improvements/changes were required this time around: (r229269-r229278)
import fileinput
import sys
import re
pat = re.compile(r"((?:=|:|^)\s*load (?:atomic )?(?:volatile )?(.*?))(| addrspace\(\d+\) *)\*($| *(?:%|@|null|undef|blockaddress|getelementptr|addrspacecast|bitcast|inttoptr|\[\[[a-zA-Z]|\{\{).*$)")
for line in sys.stdin:
sys.stdout.write(re.sub(pat, r"\1, \2\3*\4", line))
Reviewers: rafael, dexonsmith, grosser
Differential Revision: http://reviews.llvm.org/D7649
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230794 91177308-0d34-0410-b5e6-96231b3b80d8
46 lines
1.7 KiB
LLVM
46 lines
1.7 KiB
LLVM
; RUN: llc < %s -march=x86-64 -mcpu=corei7 | FileCheck %s
|
|
|
|
; rdar://11897677
|
|
|
|
;CHECK-LABEL: intrin_pmov:
|
|
;CHECK: pmovzxbw (%{{.*}}), %xmm0
|
|
;CHECK-NEXT: movdqu
|
|
;CHECK-NEXT: ret
|
|
define void @intrin_pmov(i16* noalias %dest, i8* noalias %src) nounwind uwtable ssp {
|
|
%1 = bitcast i8* %src to <2 x i64>*
|
|
%2 = load <2 x i64>, <2 x i64>* %1, align 16
|
|
%3 = bitcast <2 x i64> %2 to <16 x i8>
|
|
%4 = tail call <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8> %3) nounwind
|
|
%5 = bitcast i16* %dest to i8*
|
|
%6 = bitcast <8 x i16> %4 to <16 x i8>
|
|
tail call void @llvm.x86.sse2.storeu.dq(i8* %5, <16 x i8> %6) nounwind
|
|
ret void
|
|
}
|
|
|
|
declare <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8>) nounwind readnone
|
|
declare void @llvm.x86.sse2.storeu.dq(i8*, <16 x i8>) nounwind
|
|
|
|
; rdar://15245794
|
|
|
|
define <4 x i32> @foo0(double %v.coerce) nounwind ssp {
|
|
; CHECK-LABEL: foo0
|
|
; CHECK: pmovzxwd %xmm0, %xmm0
|
|
; CHECK-NEXT: ret
|
|
%tmp = bitcast double %v.coerce to <4 x i16>
|
|
%tmp1 = shufflevector <4 x i16> %tmp, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
%tmp2 = tail call <4 x i32> @llvm.x86.sse41.pmovzxwd(<8 x i16> %tmp1) nounwind
|
|
ret <4 x i32> %tmp2
|
|
}
|
|
|
|
define <8 x i16> @foo1(double %v.coerce) nounwind ssp {
|
|
; CHECK-LABEL: foo1
|
|
; CHECK: pmovzxbw %xmm0, %xmm0
|
|
; CHECK-NEXT: ret
|
|
%tmp = bitcast double %v.coerce to <8 x i8>
|
|
%tmp1 = shufflevector <8 x i8> %tmp, <8 x i8> undef, <16 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef, i32 undef>
|
|
%tmp2 = tail call <8 x i16> @llvm.x86.sse41.pmovzxbw(<16 x i8> %tmp1)
|
|
ret <8 x i16> %tmp2
|
|
}
|
|
|
|
declare <4 x i32> @llvm.x86.sse41.pmovzxwd(<8 x i16>) nounwind readnone
|