mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-04 05:17:07 +00:00 
			
		
		
		
	matches that of Firstcond[0] and E means otherwise. The Firstcond[0] is also tagged in the Mask to facilitate Asm printing. The disassembler also depends on this arrangement. This is similar to what's described in A2.5.2 ITSTATE. Ran: utils/lit/lit.py test/CodeGen/ARM test/CodeGen/Thumb test/CodeGen/Thumb2 successfully. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@98775 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			122 lines
		
	
	
		
			3.4 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
			
		
		
	
	
			122 lines
		
	
	
		
			3.4 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
//===-- Thumb2ITBlockPass.cpp - Insert Thumb IT blocks ----------*- C++ -*-===//
 | 
						|
//
 | 
						|
//                     The LLVM Compiler Infrastructure
 | 
						|
//
 | 
						|
// This file is distributed under the University of Illinois Open Source
 | 
						|
// License. See LICENSE.TXT for details.
 | 
						|
//
 | 
						|
//===----------------------------------------------------------------------===//
 | 
						|
 | 
						|
#define DEBUG_TYPE "thumb2-it"
 | 
						|
#include "ARM.h"
 | 
						|
#include "ARMMachineFunctionInfo.h"
 | 
						|
#include "Thumb2InstrInfo.h"
 | 
						|
#include "llvm/CodeGen/MachineInstr.h"
 | 
						|
#include "llvm/CodeGen/MachineInstrBuilder.h"
 | 
						|
#include "llvm/CodeGen/MachineFunctionPass.h"
 | 
						|
#include "llvm/ADT/Statistic.h"
 | 
						|
using namespace llvm;
 | 
						|
 | 
						|
STATISTIC(NumITs,     "Number of IT blocks inserted");
 | 
						|
 | 
						|
namespace {
 | 
						|
  struct Thumb2ITBlockPass : public MachineFunctionPass {
 | 
						|
    static char ID;
 | 
						|
    Thumb2ITBlockPass() : MachineFunctionPass(&ID) {}
 | 
						|
 | 
						|
    const Thumb2InstrInfo *TII;
 | 
						|
    ARMFunctionInfo *AFI;
 | 
						|
 | 
						|
    virtual bool runOnMachineFunction(MachineFunction &Fn);
 | 
						|
 | 
						|
    virtual const char *getPassName() const {
 | 
						|
      return "Thumb IT blocks insertion pass";
 | 
						|
    }
 | 
						|
 | 
						|
  private:
 | 
						|
    bool InsertITBlocks(MachineBasicBlock &MBB);
 | 
						|
  };
 | 
						|
  char Thumb2ITBlockPass::ID = 0;
 | 
						|
}
 | 
						|
 | 
						|
static ARMCC::CondCodes getPredicate(const MachineInstr *MI, unsigned &PredReg){
 | 
						|
  unsigned Opc = MI->getOpcode();
 | 
						|
  if (Opc == ARM::tBcc || Opc == ARM::t2Bcc)
 | 
						|
    return ARMCC::AL;
 | 
						|
  return llvm::getInstrPredicate(MI, PredReg);
 | 
						|
}
 | 
						|
 | 
						|
bool Thumb2ITBlockPass::InsertITBlocks(MachineBasicBlock &MBB) {
 | 
						|
  bool Modified = false;
 | 
						|
 | 
						|
  MachineBasicBlock::iterator MBBI = MBB.begin(), E = MBB.end();
 | 
						|
  while (MBBI != E) {
 | 
						|
    MachineInstr *MI = &*MBBI;
 | 
						|
    DebugLoc dl = MI->getDebugLoc();
 | 
						|
    unsigned PredReg = 0;
 | 
						|
    ARMCC::CondCodes CC = getPredicate(MI, PredReg);
 | 
						|
 | 
						|
    if (CC == ARMCC::AL) {
 | 
						|
      ++MBBI;
 | 
						|
      continue;
 | 
						|
    }
 | 
						|
 | 
						|
    // Insert an IT instruction.
 | 
						|
    MachineInstrBuilder MIB = BuildMI(MBB, MBBI, dl, TII->get(ARM::t2IT))
 | 
						|
      .addImm(CC);
 | 
						|
    ++MBBI;
 | 
						|
 | 
						|
    // Finalize IT mask.
 | 
						|
    ARMCC::CondCodes OCC = ARMCC::getOppositeCondition(CC);
 | 
						|
    unsigned Mask = 0, Pos = 3;
 | 
						|
    // Branches, including tricky ones like LDM_RET, need to end an IT
 | 
						|
    // block so check the instruction we just put in the block.
 | 
						|
    while (MBBI != E && Pos &&
 | 
						|
           (!MI->getDesc().isBranch() && !MI->getDesc().isReturn())) {
 | 
						|
      MachineInstr *NMI = &*MBBI;
 | 
						|
      MI = NMI;
 | 
						|
      DebugLoc ndl = NMI->getDebugLoc();
 | 
						|
      unsigned NPredReg = 0;
 | 
						|
      ARMCC::CondCodes NCC = getPredicate(NMI, NPredReg);
 | 
						|
      if (NCC == CC || NCC == OCC)
 | 
						|
        Mask |= (NCC & 1) << Pos;
 | 
						|
      else
 | 
						|
        break;
 | 
						|
      --Pos;
 | 
						|
      ++MBBI;
 | 
						|
    }
 | 
						|
    Mask |= (1 << Pos);
 | 
						|
    // Tag along (firstcond[0] << 4) with the mask.
 | 
						|
    Mask |= (CC & 1) << 4;
 | 
						|
    MIB.addImm(Mask);
 | 
						|
    Modified = true;
 | 
						|
    ++NumITs;
 | 
						|
  }
 | 
						|
 | 
						|
  return Modified;
 | 
						|
}
 | 
						|
 | 
						|
bool Thumb2ITBlockPass::runOnMachineFunction(MachineFunction &Fn) {
 | 
						|
  const TargetMachine &TM = Fn.getTarget();
 | 
						|
  AFI = Fn.getInfo<ARMFunctionInfo>();
 | 
						|
  TII = static_cast<const Thumb2InstrInfo*>(TM.getInstrInfo());
 | 
						|
 | 
						|
  if (!AFI->isThumbFunction())
 | 
						|
    return false;
 | 
						|
 | 
						|
  bool Modified = false;
 | 
						|
  for (MachineFunction::iterator MFI = Fn.begin(), E = Fn.end(); MFI != E;
 | 
						|
       ++MFI) {
 | 
						|
    MachineBasicBlock &MBB = *MFI;
 | 
						|
    Modified |= InsertITBlocks(MBB);
 | 
						|
  }
 | 
						|
 | 
						|
  return Modified;
 | 
						|
}
 | 
						|
 | 
						|
/// createThumb2ITBlockPass - Returns an instance of the Thumb2 IT blocks
 | 
						|
/// insertion pass.
 | 
						|
FunctionPass *llvm::createThumb2ITBlockPass() {
 | 
						|
  return new Thumb2ITBlockPass();
 | 
						|
}
 |