mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-04 05:17:07 +00:00 
			
		
		
		
	"b + ((a < b) ? 1 : 0)" compiles into cmpl %esi, %edi adcl $0, %esi instead of cmpl %esi, %edi sbbl %eax, %eax andl $1, %eax addl %esi, %eax This saves a register, a false dependency on %eax (Intel's CPUs still don't ignore it) and it's shorter. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@131070 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			83 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			83 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
; RUN: llc -march=x86-64 < %s | FileCheck %s
 | 
						|
 | 
						|
define i8 @test1(i8 %a, i8 %b) nounwind {
 | 
						|
  %cmp = icmp ult i8 %a, %b
 | 
						|
  %cond = zext i1 %cmp to i8
 | 
						|
  %add = add i8 %cond, %b
 | 
						|
  ret i8 %add
 | 
						|
; CHECK: test1:
 | 
						|
; CHECK: adcb $0
 | 
						|
}
 | 
						|
 | 
						|
define i32 @test2(i32 %a, i32 %b) nounwind {
 | 
						|
  %cmp = icmp ult i32 %a, %b
 | 
						|
  %cond = zext i1 %cmp to i32
 | 
						|
  %add = add i32 %cond, %b
 | 
						|
  ret i32 %add
 | 
						|
; CHECK: test2:
 | 
						|
; CHECK: adcl $0
 | 
						|
}
 | 
						|
 | 
						|
define i64 @test3(i64 %a, i64 %b) nounwind {
 | 
						|
  %cmp = icmp ult i64 %a, %b
 | 
						|
  %conv = zext i1 %cmp to i64
 | 
						|
  %add = add i64 %conv, %b
 | 
						|
  ret i64 %add
 | 
						|
; CHECK: test3:
 | 
						|
; CHECK: adcq $0
 | 
						|
}
 | 
						|
 | 
						|
define i8 @test4(i8 %a, i8 %b) nounwind {
 | 
						|
  %cmp = icmp ult i8 %a, %b
 | 
						|
  %cond = zext i1 %cmp to i8
 | 
						|
  %sub = sub i8 %b, %cond
 | 
						|
  ret i8 %sub
 | 
						|
; CHECK: test4:
 | 
						|
; CHECK: sbbb $0
 | 
						|
}
 | 
						|
 | 
						|
define i32 @test5(i32 %a, i32 %b) nounwind {
 | 
						|
  %cmp = icmp ult i32 %a, %b
 | 
						|
  %cond = zext i1 %cmp to i32
 | 
						|
  %sub = sub i32 %b, %cond
 | 
						|
  ret i32 %sub
 | 
						|
; CHECK: test5:
 | 
						|
; CHECK: sbbl $0
 | 
						|
}
 | 
						|
 | 
						|
define i64 @test6(i64 %a, i64 %b) nounwind {
 | 
						|
  %cmp = icmp ult i64 %a, %b
 | 
						|
  %conv = zext i1 %cmp to i64
 | 
						|
  %sub = sub i64 %b, %conv
 | 
						|
  ret i64 %sub
 | 
						|
; CHECK: test6:
 | 
						|
; CHECK: sbbq $0
 | 
						|
}
 | 
						|
 | 
						|
define i8 @test7(i8 %a, i8 %b) nounwind {
 | 
						|
  %cmp = icmp ult i8 %a, %b
 | 
						|
  %cond = sext i1 %cmp to i8
 | 
						|
  %sub = sub i8 %b, %cond
 | 
						|
  ret i8 %sub
 | 
						|
; CHECK: test7:
 | 
						|
; CHECK: adcb $0
 | 
						|
}
 | 
						|
 | 
						|
define i32 @test8(i32 %a, i32 %b) nounwind {
 | 
						|
  %cmp = icmp ult i32 %a, %b
 | 
						|
  %cond = sext i1 %cmp to i32
 | 
						|
  %sub = sub i32 %b, %cond
 | 
						|
  ret i32 %sub
 | 
						|
; CHECK: test8:
 | 
						|
; CHECK: adcl $0
 | 
						|
}
 | 
						|
 | 
						|
define i64 @test9(i64 %a, i64 %b) nounwind {
 | 
						|
  %cmp = icmp ult i64 %a, %b
 | 
						|
  %conv = sext i1 %cmp to i64
 | 
						|
  %sub = sub i64 %b, %conv
 | 
						|
  ret i64 %sub
 | 
						|
; CHECK: test9:
 | 
						|
; CHECK: adcq $0
 | 
						|
}
 |