llvm-6502/test/CodeGen/X86/fast-isel-phys.ll at 06ebbcc71de34fdbf6e652b2b48a2d50b6331ddc - llvm-6502 - Applefritter: Git

6502/llvm-6502

mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-11-04 05:17:07 +00:00

Files

Evan Cheng 98d2d07d41 Correctly handle physical register inputs. They are not explicit input operands in the resulting machine instrs.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@55893 91177308-0d34-0410-b5e6-96231b3b80d8

2008-09-08 08:39:33 +00:00

12 lines

219 B

LLVM

Raw Blame History

 ; RUN: llvm-as < %s | llc -fast-isel -march=x86
 define i8 @t2(i8 %a, i8 %c) nounwind {
        %tmp = shl i8 %a, %c
        ret i8 %tmp
 }
 define i8 @t1(i8 %a) nounwind {
        %tmp = mul i8 %a, 17
        ret i8 %tmp
 }