mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-26 21:32:10 +00:00
36e5511188
Some of these tests did not specify a cpu but were also sensitive to instruction scheduling and/or register assignment choices. A few others similarly-sensitive tests specified a cpu (often the POWER7), and while the P7 currently uses the default model for PPC64, this will soon change. For those tests which should not really be cpu-dependent anyway, the cpu is set to the generic 'ppc64'. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@195977 91177308-0d34-0410-b5e6-96231b3b80d8
19 lines
646 B
LLVM
19 lines
646 B
LLVM
; RUN: llc -march=ppc64 -mcpu=g5 -mtriple=powerpc64-apple-darwin < %s | FileCheck %s
|
|
; Check that the peephole optimizer knows about sext and zext instructions.
|
|
; CHECK: test1sext
|
|
define i32 @test1sext(i64 %A, i64 %B, i32* %P, i64 *%P2) nounwind {
|
|
%C = add i64 %A, %B
|
|
; CHECK: add [[SUM:r[0-9]+]], r3, r4
|
|
%D = trunc i64 %C to i32
|
|
%E = shl i64 %C, 32
|
|
%F = ashr i64 %E, 32
|
|
; CHECK: extsw [[EXT:r[0-9]+]], [[SUM]]
|
|
store volatile i64 %F, i64 *%P2
|
|
; CHECK: std [[EXT]]
|
|
store volatile i32 %D, i32* %P
|
|
; Reuse low bits of extended register, don't extend live range of SUM.
|
|
; CHECK: stw [[EXT]]
|
|
%R = add i32 %D, %D
|
|
ret i32 %R
|
|
}
|