Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-10 02:25:47 +00:00
Code Issues Projects Releases Wiki Activity
Files
0919a916bf152e08617e67f9d4b03db4769076e2
llvm-6502/test/CodeGen
History
David Goodwin 0919a916bf Use MVN for ~t2_so_imm immediates.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@74223 91177308-0d34-0410-b5e6-96231b3b80d8
2009-06-25 23:11:21 +00:00
..
Alpha
…
ARM
ISD::ADDE / ISD::SUBE updates the carry bit so they should isle to ADCS and SBCS / RSCS.
2009-06-25 20:59:23 +00:00
CBackend
Fix an erroneous check for isFNeg; the FNeg case is handled
2009-06-04 23:43:29 +00:00
CellSPU
Add some generic expansion logic for SMULO and UMULO. Fixes UMULO
2009-06-16 06:58:29 +00:00
CPP
Fix code emission for conditional branches.
2009-05-04 19:10:38 +00:00
Generic
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
IA64
…
Mips
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
MSP430
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
PowerPC
Don't grep the -debug output. This isn't the way to test changes.
2009-06-25 21:59:32 +00:00
SPARC
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
Thumb
We should run these tests as well.
2009-06-24 21:36:26 +00:00
Thumb2
Use MVN for ~t2_so_imm immediates.
2009-06-25 23:11:21 +00:00
X86
down with unwind info :)
2009-06-25 21:48:17 +00:00
XCore
Split the Add, Sub, and Mul instruction opcodes into separate
2009-06-04 22:49:04 +00:00
Powered by Gitea Version: 1.24.4 Page: 1242ms Template: 24ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API