Tim Northover 09bec94c16 ARM: add test for crc32 instructions in CodeGen. ...

Somehow we seem to have ended up without any actual tests of the
CodeGen side. Easy enough to fix.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@225930 91177308-0d34-0410-b5e6-96231b3b80d8

2015-01-14 01:43:33 +00:00

..

AArch64

…

ARM

ARM: add test for crc32 instructions in CodeGen.

2015-01-14 01:43:33 +00:00

CPP

…

Generic

…

Hexagon

…

Inputs

…

Mips

Insert random noops to increase security against ROP attacks (llvm)

2015-01-14 01:07:26 +00:00

MSP430

…

NVPTX

…

PowerPC

[PowerPC] Fix the noop-insert test

2015-01-14 01:37:21 +00:00

R600

R600/SI: Remove some redudant load testcases.

2015-01-14 01:35:26 +00:00

SPARC

…

SystemZ

…

Thumb

…

Thumb2

…

X86

Insert random noops to increase security against ROP attacks (llvm)

2015-01-14 01:07:26 +00:00

XCore

…