6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-02-08 21:32:39 +00:00
Code Issues Projects Releases Wiki Activity
llvm-6502/lib/Target/R600
History
Michel Danzer 0a9e22b863 R600/SI: Add intrinsic for retrieving the current thread ID 
Reviewed-by: Tom Stellard <thomas.stellard@amd.com>

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186010 91177308-0d34-0410-b5e6-96231b3b80d8
2013-07-10 16:36:52 +00:00
..
InstPrinter
R600: Bank Swizzle now display SCL equivalent
2013-06-29 19:32:29 +00:00
MCTargetDesc
Remove address spaces from MC.
2013-07-02 15:49:13 +00:00
TargetInfo
R600: Remove unnecessary include
2013-06-07 20:28:43 +00:00
AMDGPU.h
R600: Rework subtarget info and remove AMDILDevice classes
2013-06-07 20:37:48 +00:00
AMDGPU.td
R600: Rework subtarget info and remove AMDILDevice classes
2013-06-07 20:37:48 +00:00
AMDGPUAsmPrinter.cpp
R600: Add local memory support via LDS
2013-06-28 15:47:08 +00:00
AMDGPUAsmPrinter.h
…
AMDGPUCallingConv.td
R600/SI: Add support for v4i32 and v4f32 kernel args
2013-06-25 02:39:25 +00:00
AMDGPUConvertToISA.cpp
…
AMDGPUFrameLowering.cpp
R600: Fix calculation of stack offset in AMDGPUFrameLowering
2013-06-07 20:52:05 +00:00
AMDGPUFrameLowering.h
…
AMDGPUIndirectAddressing.cpp
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 20:28:55 +00:00
AMDGPUInstrInfo.cpp
R600: Use new getNamedOperandIdx function generated by TableGen
2013-06-25 21:22:18 +00:00
AMDGPUInstrInfo.h
R600: Use new getNamedOperandIdx function generated by TableGen
2013-06-25 21:22:18 +00:00
AMDGPUInstrInfo.td
Create an FPOW SDNode opcode def in the target independent .td file rather than in a specific backend.
2013-05-22 06:36:09 +00:00
AMDGPUInstructions.td
R600: Add local memory support via LDS
2013-06-28 15:47:08 +00:00
AMDGPUIntrinsics.td
R600: Add support for GROUP_BARRIER instruction
2013-06-28 15:46:59 +00:00
AMDGPUISelLowering.cpp
R600: Add local memory support via LDS
2013-06-28 15:47:08 +00:00
AMDGPUISelLowering.h
R600: Use DAG lowering pass to handle fcos/fsin
2013-07-09 15:03:11 +00:00
AMDGPUMachineFunction.cpp
R600: Add local memory support via LDS
2013-06-28 15:47:08 +00:00
AMDGPUMachineFunction.h
R600: Add local memory support via LDS
2013-06-28 15:47:08 +00:00
AMDGPUMCInstLower.cpp
…
AMDGPUMCInstLower.h
…
AMDGPURegisterInfo.cpp
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 20:28:55 +00:00
AMDGPURegisterInfo.h
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 20:28:55 +00:00
AMDGPURegisterInfo.td
Make SubRegIndex size mandatory, following r183020.
2013-05-31 23:45:26 +00:00
AMDGPUSubtarget.cpp
R600: Rework subtarget info and remove AMDILDevice classes
2013-06-07 20:37:48 +00:00
AMDGPUSubtarget.h
R600: Rework subtarget info and remove AMDILDevice classes
2013-06-07 20:37:48 +00:00
AMDGPUTargetMachine.cpp
R600: Do not predicated basic block with multiple alu clause
2013-07-09 15:03:33 +00:00
AMDGPUTargetMachine.h
Remove dead prototype.
2013-06-18 06:24:14 +00:00
AMDILBase.td
R600: Move Subtarget feature definitions into AMDGPU.td
2013-06-07 20:28:49 +00:00
AMDILCFGStructurizer.cpp
Use SmallVectorImpl::iterator/const_iterator instead of SmallVector to avoid specifying the vector size.
2013-07-03 15:07:05 +00:00
AMDILInstrInfo.td
R600: Rework subtarget info and remove AMDILDevice classes
2013-06-07 20:37:48 +00:00
AMDILIntrinsicInfo.cpp
R600: Rework subtarget info and remove AMDILDevice classes
2013-06-07 20:37:48 +00:00
AMDILIntrinsicInfo.h
…
AMDILIntrinsics.td
…
AMDILISelDAGToDAG.cpp
R600: Add local memory support via LDS
2013-06-28 15:47:08 +00:00
AMDILISelLowering.cpp
R600: Rework subtarget info and remove AMDILDevice classes
2013-06-07 20:37:48 +00:00
AMDILRegisterInfo.td
…
CMakeLists.txt
Move StructurizeCFG out of R600 to generic Transforms.
2013-06-19 20:18:24 +00:00
LLVMBuild.txt
…
Makefile
…
Processors.td
Add a newline.
2013-07-01 21:31:10 +00:00
R600ControlFlowFinalizer.cpp
R600: Do not predicated basic block with multiple alu clause
2013-07-09 15:03:33 +00:00
R600Defines.h
R600: Add local memory support via LDS
2013-06-28 15:47:08 +00:00
R600EmitClauseMarkers.cpp
R600: Do not predicated basic block with multiple alu clause
2013-07-09 15:03:33 +00:00
R600ExpandSpecialInstrs.cpp
R600: Use new getNamedOperandIdx function generated by TableGen
2013-06-25 21:22:18 +00:00
R600InstrFormats.td
R600: Add local memory support via LDS
2013-06-28 15:47:08 +00:00
R600InstrInfo.cpp
R600: Do not predicated basic block with multiple alu clause
2013-07-09 15:03:33 +00:00
R600InstrInfo.h
R600: Support schedule and packetization of trans-only inst
2013-06-29 19:32:43 +00:00
R600Instructions.td
R600: Do not predicated basic block with multiple alu clause
2013-07-09 15:03:33 +00:00
R600Intrinsics.td
…
R600ISelLowering.cpp
R600: Fix a rare bug where swizzle optimization returns wrong values
2013-07-09 15:03:25 +00:00
R600ISelLowering.h
R600: Use DAG lowering pass to handle fcos/fsin
2013-07-09 15:03:11 +00:00
R600MachineFunctionInfo.cpp
…
R600MachineFunctionInfo.h
Move passes from namespace llvm into anonymous namespaces. Sort includes while there.
2013-05-23 17:10:37 +00:00
R600MachineScheduler.cpp
R600: Support schedule and packetization of trans-only inst
2013-06-29 19:32:43 +00:00
R600MachineScheduler.h
R600: Support schedule and packetization of trans-only inst
2013-06-29 19:32:43 +00:00
R600OptimizeVectorRegisters.cpp
R600: Fix wrong export reswizzling
2013-07-09 15:03:19 +00:00
R600Packetizer.cpp
R600: Do not predicated basic block with multiple alu clause
2013-07-09 15:03:33 +00:00
R600RegisterInfo.cpp
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 20:28:55 +00:00
R600RegisterInfo.h
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 20:28:55 +00:00
R600RegisterInfo.td
R600: Support schedule and packetization of trans-only inst
2013-06-29 19:32:43 +00:00
R600Schedule.td
R600: Add local memory support via LDS
2013-06-28 15:47:08 +00:00
R600TextureIntrinsicsReplacer.cpp
Move passes from namespace llvm into anonymous namespaces. Sort includes while there.
2013-05-23 17:10:37 +00:00
SIAnnotateControlFlow.cpp
R600: Remove unnecessary include
2013-06-07 20:28:43 +00:00
SIDefines.h
…
SIInsertWaits.cpp
R600/SI: Initial support for LDS/GDS instructions
2013-07-10 16:36:43 +00:00
SIInstrFormats.td
R600/SI: Initial support for LDS/GDS instructions
2013-07-10 16:36:43 +00:00
SIInstrInfo.cpp
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 20:28:55 +00:00
SIInstrInfo.h
…
SIInstrInfo.td
R600/SI: Initial support for LDS/GDS instructions
2013-07-10 16:36:43 +00:00
SIInstructions.td
R600/SI: Add intrinsic for retrieving the current thread ID
2013-07-10 16:36:52 +00:00
SIIntrinsics.td
R600/SI: Add intrinsic for retrieving the current thread ID
2013-07-10 16:36:52 +00:00
SIISelLowering.cpp
R600: Consolidate expansion of v2i32/v4i32 ops for EG/SI
2013-06-25 13:55:57 +00:00
SIISelLowering.h
R600/SI: Report unaligned memory accesses as legal for > 32-bit types
2013-06-25 02:39:35 +00:00
SILowerControlFlow.cpp
R600/SI: Initial support for LDS/GDS instructions
2013-07-10 16:36:43 +00:00
SIMachineFunctionInfo.cpp
…
SIMachineFunctionInfo.h
…
SIRegisterInfo.cpp
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 20:28:55 +00:00
SIRegisterInfo.h
Don't cache the instruction and register info from the TargetMachine, because
2013-06-07 20:28:55 +00:00
SIRegisterInfo.td
…
SISchedule.td
…