Amaury de la Vieuville 0c9f0c047d ARM: enable decoding of pc-relative PLD/PLI ...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@184701 91177308-0d34-0410-b5e6-96231b3b80d8

2013-06-24 09:11:38 +00:00

..

arm-LDREXD-reencoding.txt

ARM: Fix STREX/LDREX reecoding

2013-06-11 08:03:20 +00:00

arm-STREXD-reencoding.txt

ARM: Fix STREX/LDREX reecoding

2013-06-11 08:03:20 +00:00

arm-tests.txt

This reverts r155000.

2013-06-20 17:42:36 +00:00

arm-thumb-trustzone.txt

ARM: Make "SMC" instructions conditional on new TrustZone architecture feature.

2013-04-10 12:08:35 +00:00

arm-trustzone.txt

ARM: Make "SMC" instructions conditional on new TrustZone architecture feature.

2013-04-10 12:08:35 +00:00

basic-arm-instructions.txt

ARM: ISB cannot be passed the same options as DMB

2013-06-10 14:17:08 +00:00

fp-encoding.txt

This patch adds support for FPINST/FPINST2 as operands to vmsr/vmrs. These are optional registers that may be supported some ARM implementations to aid with resolution of floating point exceptions. The manual pages for vmsr and vmrs do not detail their use. Encodings and other information can be found in ARM Architecture Reference Manual section F, chapter 6, paragraph 3.

2013-06-11 09:39:51 +00:00

hex-immediates.txt

…

invalid-Bcc-thumb.txt

…

invalid-BFI-arm.txt

…

invalid-CDP2-arm.txt

This reverts r155000.

2013-06-20 17:42:36 +00:00

invalid-CPS2p-arm.txt

…

invalid-CPS3p-arm.txt

…

invalid-CPS-arm.txt

ARM: fix CPS decoding when ambiguous with QADD

2013-06-08 13:38:52 +00:00

invalid-DMB-thumb.txt

…

invalid-DSB-arm.txt

…

invalid-FSTMX-arm.txt

ARM: add fstmx and fldmx instructions for assembly

2013-05-31 15:55:51 +00:00

invalid-hint-arm.txt

ARM: Fix encoding of hint instruction for Thumb.

2013-04-26 17:54:54 +00:00

invalid-hint-thumb.txt

ARM: Fix encoding of hint instruction for Thumb.

2013-04-26 17:54:54 +00:00

invalid-IT-CBNZ-thumb.txt

…

invalid-IT-CC15.txt

…

invalid-IT-thumb.txt

…

invalid-LDC-form-arm.txt

…

invalid-LDM-thumb.txt

…

invalid-LDR_POST-arm.txt

s tightens up the encoding description for ARM post-indexed ldr instructions. All instructions in this class have bit 4 cleared. It turns out that there is a test case for this, but it was marked XFAIL.

2013-04-30 09:00:12 +00:00

invalid-LDR_PRE-arm.txt

…

invalid-LDR-thumb.txt

ARM: enable decoding of pc-relative PLD/PLI

2013-06-24 09:11:38 +00:00

invalid-LDRB_POST-arm.txt

…

invalid-LDRD_PRE-thumb.txt

…

invalid-LDRrs-arm.txt

…

invalid-MCR-arm.txt

…

invalid-MOVr-arm.txt

…

invalid-MOVs-arm.txt

…

invalid-MOVs-LSL-arm.txt

…

invalid-MOVTi16-arm.txt

…

invalid-MRRC2-arm.txt

…

invalid-MSRi-arm.txt

…

invalid-RFEorLDMIA-arm.txt

…

invalid-SBFX-arm.txt

…

invalid-SMLAD-arm.txt

…

invalid-SRS-arm.txt

ARM: enforce SRS decoding constraints

2013-06-08 13:43:59 +00:00

invalid-STMIA_UPD-thumb.txt

…

invalid-STR-thumb.txt

ARM: thumb stores cannot use PC as dest register

2013-06-18 08:02:56 +00:00

invalid-SXTB-arm.txt

…

invalid-t2Bcc-thumb.txt

…

invalid-t2LDRBT-thumb.txt

…

invalid-t2LDREXD-thumb.txt

…

invalid-t2LDRSHi8-thumb.txt

…

invalid-t2LDRSHi12-thumb.txt

…

invalid-t2PUSH-thumb.txt

…

invalid-t2STR_POST-thumb.txt

…

invalid-t2STRD_PRE-thumb.txt

…

invalid-t2STREXB-thumb.txt

…

invalid-t2STREXD-thumb.txt

…

invalid-UMAAL-arm.txt

…

invalid-VCVT-arm.txt

ARM: fix VCVT decoding

2013-06-08 13:29:11 +00:00

invalid-VEXTd-arm.txt

ARM: fix VEXT encoding corner case

2013-05-31 13:47:25 +00:00

invalid-VLD1DUPq8_UPD-arm.txt

…

invalid-VLD1LNd32_UPD-thumb.txt

…

invalid-VLD3DUPd32_UPD-thumb.txt

…

invalid-VLD4DUPd32_UPD-thumb.txt

…

invalid-VLD4LNd32_UPD-thumb.txt

…

invalid-VLDMSDB_UPD-arm.txt

…

invalid-VLDST-arm.txt

ARM: Enforce decoding rules for VLDn instructions

2013-06-11 08:14:14 +00:00

invalid-VMOV-arm.txt

ARM: fix VMOVvnf32 decoding when ambiguous with VCVT

2013-06-08 13:54:05 +00:00

invalid-VQADD-arm.txt

Q registers are encoded in fields of the same length as D registers. As Q registers are half as many, the ARM reference manual mandates the least significant bit to be zeroed out. Failure to do so should result in an undefined instruction. With this change test/MC/Disassembler/ARM/invalid-VQADD-arm.txt is passing (removed XFAIL).

2013-05-20 14:42:43 +00:00

invalid-VST1d8Twb_register-thumb.txt

…

invalid-VST1LNd32_UPD-thumb.txt

…

invalid-VST2b32_UPD-arm.txt

VSTn instructions have a number of encoding constraints which are not implemented. I have added these using wrapper methods around the original custom decoder (incidentally - this is a huge poorly written method that should be cleaned up. I have left it as is since the changes would be much to hard to review).

2013-05-20 14:57:05 +00:00

invalid-VST4LNd32_UPD-thumb.txt

…

ldrd-armv4.txt

…

lit.local.cfg

…

marked-up-thumb.txt

…

memory-arm-instructions.txt

…

neon-tests.txt

…

neon.txt

…

neont2.txt

ARM: Enforce decoding rules for VLDn instructions

2013-06-11 08:14:14 +00:00

neont-VLD-reencoding.txt

…

neont-VST-reencoding.txt

…

thumb1.txt

…

thumb2.txt

ARM: enable decoding of pc-relative PLD/PLI

2013-06-24 09:11:38 +00:00

thumb-MSR-MClass.txt

…

thumb-printf.txt

…

thumb-tests.txt

ARM: fix thumb coprocessor instruction with pre-writeback disassembly

2013-06-14 11:21:35 +00:00

unpredictable-ADC-arm.txt

…

unpredictable-ADDREXT3-arm.txt

…

unpredictable-AExtI-arm.txt

…

unpredictable-AI1cmp-arm.txt

…

unpredictable-BFI.txt

…

unpredictable-LDR-arm.txt

…

unpredictable-LDRD-arm.txt

…

unpredictable-LSL-regform.txt

…

unpredictable-MRRC2-arm.txt

…

unpredictable-MRS-arm.txt

…

unpredictable-MUL-arm.txt

…

unpredictable-RSC-arm.txt

…

unpredictable-SEL-arm.txt

…

unpredictable-SHADD16-arm.txt

…

unpredictable-SSAT-arm.txt

…

unpredictable-STRBrs-arm.txt

…

unpredictable-swp-arm.txt

…

unpredictable-UQADD8-arm.txt

…

unpredictables-thumb.txt

…

vfp4.txt

…