mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-03 14:21:30 +00:00 
			
		
		
		
	This matches the format produced by the AMD proprietary driver.
//==================================================================//
// Shell script for converting .ll test cases: (Pass the .ll files
   you want to convert to this script as arguments).
//==================================================================//
; This was necessary on my system so that A-Z in sed would match only
; upper case.  I'm not sure why.
export LC_ALL='C'
TEST_FILES="$*"
MATCHES=`grep -v Patterns SIInstructions.td | grep -o '"[A-Z0-9_]\+["e]' | grep -o '[A-Z0-9_]\+' | sort -r`
for f in $TEST_FILES; do
  # Check that there are SI tests:
  grep -q -e 'verde' -e 'bonaire' -e 'SI' -e 'tahiti' $f
  if [ $? -eq 0 ]; then
    for match in $MATCHES; do
      sed -i -e "s/\([ :]$match\)/\L\1/" $f
    done
    # Try to get check lines with partial instruction names
    sed -i 's/\(;[ ]*SI[A-Z\\-]*: \)\([A-Z_0-9]\+\)/\1\L\2/' $f
  fi
done
sed -i -e 's/bb0_1/BB0_1/g' ../../../test/CodeGen/R600/infinite-loop.ll
sed -i -e 's/SI-NOT: bfe/SI-NOT: {{[^@]}}bfe/g'../../../test/CodeGen/R600/llvm.AMDGPU.bfe.*32.ll ../../../test/CodeGen/R600/sext-in-reg.ll
sed -i -e 's/exp_IEEE/EXP_IEEE/g' ../../../test/CodeGen/R600/llvm.exp2.ll
sed -i -e 's/numVgprs/NumVgprs/g' ../../../test/CodeGen/R600/register-count-comments.ll
sed -i 's/\(; CHECK[-NOT]*: \)\([A-Z_0-9]\+\)/\1\L\2/' ../../../test/CodeGen/R600/select64.ll ../../../test/CodeGen/R600/sgpr-copy.ll
//==================================================================//
// Shell script for converting .td files (run this last)
//==================================================================//
export LC_ALL='C'
sed -i -e '/Patterns/!s/\("[A-Z0-9_]\+[ "e]\)/\L\1/g' SIInstructions.td
sed -i -e 's/"EXP/"exp/g' SIInstrInfo.td
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@221350 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			60 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			60 lines
		
	
	
		
			1.9 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
; RUN: llc -march=r600 -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
 | 
						|
 | 
						|
; FUNC-LABEL: {{^}}fneg_f64:
 | 
						|
; SI: v_xor_b32
 | 
						|
define void @fneg_f64(double addrspace(1)* %out, double %in) {
 | 
						|
  %fneg = fsub double -0.000000e+00, %in
 | 
						|
  store double %fneg, double addrspace(1)* %out
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; FUNC-LABEL: {{^}}fneg_v2f64:
 | 
						|
; SI: v_xor_b32
 | 
						|
; SI: v_xor_b32
 | 
						|
define void @fneg_v2f64(<2 x double> addrspace(1)* nocapture %out, <2 x double> %in) {
 | 
						|
  %fneg = fsub <2 x double> <double -0.000000e+00, double -0.000000e+00>, %in
 | 
						|
  store <2 x double> %fneg, <2 x double> addrspace(1)* %out
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; FUNC-LABEL: {{^}}fneg_v4f64:
 | 
						|
; R600: -PV
 | 
						|
; R600: -T
 | 
						|
; R600: -PV
 | 
						|
; R600: -PV
 | 
						|
 | 
						|
; SI: v_xor_b32
 | 
						|
; SI: v_xor_b32
 | 
						|
; SI: v_xor_b32
 | 
						|
; SI: v_xor_b32
 | 
						|
define void @fneg_v4f64(<4 x double> addrspace(1)* nocapture %out, <4 x double> %in) {
 | 
						|
  %fneg = fsub <4 x double> <double -0.000000e+00, double -0.000000e+00, double -0.000000e+00, double -0.000000e+00>, %in
 | 
						|
  store <4 x double> %fneg, <4 x double> addrspace(1)* %out
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; DAGCombiner will transform:
 | 
						|
; (fneg (f64 bitcast (i64 a))) => (f64 bitcast (xor (i64 a), 0x80000000))
 | 
						|
; unless the target returns true for isNegFree()
 | 
						|
 | 
						|
; FUNC-LABEL: {{^}}fneg_free_f64:
 | 
						|
; FIXME: Unnecessary copy to VGPRs
 | 
						|
; SI: v_add_f64 {{v\[[0-9]+:[0-9]+\]}}, {{v\[[0-9]+:[0-9]+\]}}, -{{v\[[0-9]+:[0-9]+\]$}}
 | 
						|
define void @fneg_free_f64(double addrspace(1)* %out, i64 %in) {
 | 
						|
  %bc = bitcast i64 %in to double
 | 
						|
  %fsub = fsub double 0.0, %bc
 | 
						|
  store double %fsub, double addrspace(1)* %out
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; SI-LABEL: {{^}}fneg_fold_f64:
 | 
						|
; SI: s_load_dwordx2 [[NEG_VALUE:s\[[0-9]+:[0-9]+\]]], {{s\[[0-9]+:[0-9]+\]}}, 0xb
 | 
						|
; SI-NOT: xor
 | 
						|
; SI: v_mul_f64 {{v\[[0-9]+:[0-9]+\]}}, -[[NEG_VALUE]], [[NEG_VALUE]]
 | 
						|
define void @fneg_fold_f64(double addrspace(1)* %out, double %in) {
 | 
						|
  %fsub = fsub double -0.0, %in
 | 
						|
  %fmul = fmul double %fsub, %in
 | 
						|
  store double %fmul, double addrspace(1)* %out
 | 
						|
  ret void
 | 
						|
}
 |