mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-01 00:17:01 +00:00 
			
		
		
		
	This enables a lot of existing patterns for VI. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@227209 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			26 lines
		
	
	
		
			870 B
		
	
	
	
		
			TableGen
		
	
	
	
	
	
			
		
		
	
	
			26 lines
		
	
	
		
			870 B
		
	
	
	
		
			TableGen
		
	
	
	
	
	
| //===-- VIInstructions.td - VI Instruction Defintions ---------------------===//
 | |
| //
 | |
| //                     The LLVM Compiler Infrastructure
 | |
| //
 | |
| // This file is distributed under the University of Illinois Open Source
 | |
| // License. See LICENSE.TXT for details.
 | |
| //
 | |
| //===----------------------------------------------------------------------===//
 | |
| // Instruction definitions for VI and newer.
 | |
| //===----------------------------------------------------------------------===//
 | |
| 
 | |
| 
 | |
| //===----------------------------------------------------------------------===//
 | |
| // SMEM Patterns
 | |
| //===----------------------------------------------------------------------===//
 | |
| 
 | |
| let Predicates = [isVI] in {
 | |
| 
 | |
| // 1. Offset as 20bit DWORD immediate
 | |
| def : Pat <
 | |
|   (SIload_constant v4i32:$sbase, IMM20bit:$offset),
 | |
|   (S_BUFFER_LOAD_DWORD_IMM $sbase, (as_i32imm $offset))
 | |
| >;
 | |
| 
 | |
| } // End Predicates = [isVI]
 |