mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	This update was done with the following bash script:
  find test/CodeGen -name "*.ll" | \
  while read NAME; do
    echo "$NAME"
    if ! grep -q "^; *RUN: *llc.*debug" $NAME; then
      TEMP=`mktemp -t temp`
      cp $NAME $TEMP
      sed -n "s/^define [^@]*@\([A-Za-z0-9_]*\)(.*$/\1/p" < $NAME | \
      while read FUNC; do
        sed -i '' "s/;\(.*\)\([A-Za-z0-9_-]*\):\( *\)$FUNC: *\$/;\1\2-LABEL:\3$FUNC:/g" $TEMP
      done
      sed -i '' "s/;\(.*\)-LABEL-LABEL:/;\1-LABEL:/" $TEMP
      sed -i '' "s/;\(.*\)-NEXT-LABEL:/;\1-NEXT:/" $TEMP
      sed -i '' "s/;\(.*\)-NOT-LABEL:/;\1-NOT:/" $TEMP
      sed -i '' "s/;\(.*\)-DAG-LABEL:/;\1-DAG:/" $TEMP
      mv $TEMP $NAME
    fi
  done
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186280 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			33 lines
		
	
	
		
			1.4 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			33 lines
		
	
	
		
			1.4 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc < %s -mcpu=cortex-a8 | FileCheck %s
 | |
| ; Tests preRAsched support for VRegCycle interference.
 | |
| 
 | |
| target datalayout = "e-p:32:32:32-i1:8:32-i8:8:32-i16:16:32-i32:32:32-i64:32:64-f32:32:32-f64:32:64-v64:32:64-v128:32:128-a0:0:32-n32"
 | |
| target triple = "thumbv7-apple-darwin10"
 | |
| 
 | |
| define void @t(i32 %src_width, float* nocapture %src_copy_start, float* nocapture %dst_copy_start, i32 %src_copy_start_index) nounwind optsize {
 | |
| entry:
 | |
|   %src_copy_start6 = bitcast float* %src_copy_start to i8*
 | |
|   %0 = icmp eq i32 %src_width, 0
 | |
|   br i1 %0, label %return, label %bb
 | |
| 
 | |
| ; Make sure the scheduler schedules all uses of the preincrement
 | |
| ; induction variable before defining the postincrement value.
 | |
| ; CHECK-LABEL: t:
 | |
| ; CHECK: %bb
 | |
| ; CHECK-NOT: mov
 | |
| bb:                                               ; preds = %entry, %bb
 | |
|   %j.05 = phi i32 [ %2, %bb ], [ 0, %entry ]
 | |
|   %tmp = mul i32 %j.05, %src_copy_start_index
 | |
|   %uglygep = getelementptr i8* %src_copy_start6, i32 %tmp
 | |
|   %src_copy_start_addr.04 = bitcast i8* %uglygep to float*
 | |
|   %dst_copy_start_addr.03 = getelementptr float* %dst_copy_start, i32 %j.05
 | |
|   %1 = load float* %src_copy_start_addr.04, align 4
 | |
|   store float %1, float* %dst_copy_start_addr.03, align 4
 | |
|   %2 = add i32 %j.05, 1
 | |
|   %exitcond = icmp eq i32 %2, %src_width
 | |
|   br i1 %exitcond, label %return, label %bb
 | |
| 
 | |
| return:                                           ; preds = %bb, %entry
 | |
|   ret void
 | |
| }
 |