mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-10-31 08:16:47 +00:00
c90ddb1869
The armv7-windows-itanium environment is nearly identical to the MSVC ABI. It has a few divergences, mostly revolving around the use of the Itanium ABI for C++. VLA support is one of the extensions that are amongst the set of the extensions. This adds support for proper VLA emission for this environment. This is somewhat similar to the handling for __chkstk emission on X86 and the large stack frame emission for ARM. The invocation style for chkstk is still controlled via the -mcmodel flag to clang. Make an explicit note that this is an extension. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@210489 91177308-0d34-0410-b5e6-96231b3b80d8
32 lines
1.1 KiB
LLVM
32 lines
1.1 KiB
LLVM
; RUN: llc -mtriple=thumbv7-windows-itanium -mcpu=cortex-a9 -o - %s \
|
|
; RUN: | FileCheck %s -check-prefix CHECK-SMALL-CODE
|
|
; RUN: llc -mtriple=thumbv7-windows-itanium -mcpu=cortex-a9 -code-model=large -o - %s \
|
|
; RUN: | FileCheck %s -check-prefix CHECK-LARGE-CODE
|
|
; RUN: llc -mtriple=thumbv7-windows-msvc -mcpu=cortex-a9 -o - %s \
|
|
; RUN: | FileCheck %s -check-prefix CHECK-MSVC
|
|
|
|
define arm_aapcs_vfpcc i8 @function(i32 %sz, i32 %idx) {
|
|
entry:
|
|
%vla = alloca i8, i32 %sz, align 1
|
|
%arrayidx = getelementptr inbounds i8* %vla, i32 %idx
|
|
%0 = load volatile i8* %arrayidx, align 1
|
|
ret i8 %0
|
|
}
|
|
|
|
; CHECK-SMALL-CODE: adds [[R4:r[0-9]+]], #7
|
|
; CHECK-SMALL-CODE: bic [[R4]], [[R4]], #7
|
|
; CHECK-SMALL-CODE: lsrs r4, [[R4]], #2
|
|
; CHECK-SMALL-CODE: bl __chkstk
|
|
; CHECK-SMALL-CODE: sub.w sp, sp, r4
|
|
|
|
; CHECK-LARGE-CODE: adds [[R4:r[0-9]+]], #7
|
|
; CHECK-LARGE-CODE: bic [[R4]], [[R4]], #7
|
|
; CHECK-LARGE-CODE: lsrs r4, [[R4]], #2
|
|
; CHECK-LARGE-CODE: movw [[IP:r[0-9]+]], :lower16:__chkstk
|
|
; CHECK-LARGE-CODE: movt [[IP]], :upper16:__chkstk
|
|
; CHECK-LARGE-CODE: blx [[IP]]
|
|
; CHECK-LARGE-CODE: sub.w sp, sp, r4
|
|
|
|
; CHECK-MSVC-NOT: __chkstk
|
|
|