mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-10-31 08:16:47 +00:00
8007133f3e
Summary: c.cond.fmt has been replaced by cmp.cond.fmt. Where c.cond.fmt wrote to dedicated condition registers, cmp.cond.fmt writes 1 or 0 to normal FGR's (like the GPR comparisons). mov[fntz] have been replaced by seleqz and selnez. These instructions conditionally zero a register based on a bool in a GPR. The results can then be or'd together to act as a select without, for example, requiring a third register read port. mov[fntz].[ds] have been replaced with sel.[ds] MIPS64r6 currently generates unnecessary sign-extensions for most selects. This is because the result of a SETCC is currently an i32. Bits 32-63 are undefined in i32 and the behaviour of seleqz/selnez would otherwise depend on undefined bits. Later, we will fix this by making the result of SETCC an i64 on MIPS64 targets. Depends on D3958 Reviewers: jkolek, vmedic, zoran.jovanovic Reviewed By: vmedic, zoran.jovanovic Differential Revision: http://reviews.llvm.org/D4003 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@210777 91177308-0d34-0410-b5e6-96231b3b80d8
44 lines
1.2 KiB
LLVM
44 lines
1.2 KiB
LLVM
; RUN: llc -march=mipsel -mcpu=mips32 < %s
|
|
; RUN: llc -march=mipsel -mcpu=mips32 -pre-RA-sched=source < %s | FileCheck %s --check-prefix=SOURCE-SCHED
|
|
; RUN: llc -march=mipsel -mcpu=mips32r2 < %s
|
|
; RUN: llc -march=mipsel -mcpu=mips32r2 -pre-RA-sched=source < %s | FileCheck %s --check-prefix=SOURCE-SCHED
|
|
|
|
@gf0 = external global float
|
|
@gf1 = external global float
|
|
@gd0 = external global double
|
|
@gd1 = external global double
|
|
|
|
define float @select_cc_f32(float %a, float %b) nounwind {
|
|
entry:
|
|
; SOURCE-SCHED: lui
|
|
; SOURCE-SCHED: addiu
|
|
; SOURCE-SCHED: addu
|
|
; SOURCE-SCHED: lw
|
|
; SOURCE-SCHED: sw
|
|
; SOURCE-SCHED: lw
|
|
; SOURCE-SCHED: lui
|
|
; SOURCE-SCHED: sw
|
|
; SOURCE-SCHED: lw
|
|
; SOURCE-SCHED: lwc1
|
|
; SOURCE-SCHED: mtc1
|
|
; SOURCE-SCHED: c.olt.s
|
|
; SOURCE-SCHED: jr
|
|
store float 0.000000e+00, float* @gf0, align 4
|
|
store float 1.000000e+00, float* @gf1, align 4
|
|
%cmp = fcmp olt float %a, %b
|
|
%conv = zext i1 %cmp to i32
|
|
%conv1 = sitofp i32 %conv to float
|
|
ret float %conv1
|
|
}
|
|
|
|
define double @select_cc_f64(double %a, double %b) nounwind {
|
|
entry:
|
|
store double 0.000000e+00, double* @gd0, align 8
|
|
store double 1.000000e+00, double* @gd1, align 8
|
|
%cmp = fcmp olt double %a, %b
|
|
%conv = zext i1 %cmp to i32
|
|
%conv1 = sitofp i32 %conv to double
|
|
ret double %conv1
|
|
}
|
|
|