mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-30 16:17:05 +00:00 
			
		
		
		
	With the foregoing three patches, VSX instructions can be used for little endian. This patch removes the restriction that prevented this, and re-enables the test cases from the first three patches. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@223792 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			47 lines
		
	
	
		
			2.3 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			47 lines
		
	
	
		
			2.3 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc -mcpu=pwr8 -mattr=+vsx -O2 -mtriple=powerpc64-unknown-linux-gnu < %s > %t
 | |
| ; RUN: grep lxvw4x < %t | count 3
 | |
| ; RUN: grep lxvd2x < %t | count 3
 | |
| ; RUN: grep stxvw4x < %t | count 3
 | |
| ; RUN: grep stxvd2x < %t | count 3
 | |
| ; RUN: llc -mcpu=pwr8 -mattr=+vsx -O0 -fast-isel=1 -mtriple=powerpc64-unknown-linux-gnu < %s > %t
 | |
| ; RUN: grep lxvw4x < %t | count 3
 | |
| ; RUN: grep lxvd2x < %t | count 3
 | |
| ; RUN: grep stxvw4x < %t | count 3
 | |
| ; RUN: grep stxvd2x < %t | count 3
 | |
| 
 | |
| ; RUN: llc -mcpu=pwr8 -mattr=+vsx -O2 -mtriple=powerpc64le-unknown-linux-gnu < %s > %t
 | |
| ; RUN: grep lxvd2x < %t | count 6
 | |
| ; RUN: grep stxvd2x < %t | count 6
 | |
| ; RUN: grep xxpermdi < %t | count 12
 | |
| 
 | |
| @vsi = global <4 x i32> <i32 -1, i32 2, i32 -3, i32 4>, align 16
 | |
| @vui = global <4 x i32> <i32 0, i32 1, i32 2, i32 3>, align 16
 | |
| @vf = global <4 x float> <float -1.500000e+00, float 2.500000e+00, float -3.500000e+00, float 4.500000e+00>, align 16
 | |
| @vsll = global <2 x i64> <i64 255, i64 -937>, align 16
 | |
| @vull = global <2 x i64> <i64 1447, i64 2894>, align 16
 | |
| @vd = global <2 x double> <double 3.500000e+00, double -7.500000e+00>, align 16
 | |
| @res_vsi = common global <4 x i32> zeroinitializer, align 16
 | |
| @res_vui = common global <4 x i32> zeroinitializer, align 16
 | |
| @res_vf = common global <4 x float> zeroinitializer, align 16
 | |
| @res_vsll = common global <2 x i64> zeroinitializer, align 16
 | |
| @res_vull = common global <2 x i64> zeroinitializer, align 16
 | |
| @res_vd = common global <2 x double> zeroinitializer, align 16
 | |
| 
 | |
| ; Function Attrs: nounwind
 | |
| define void @test1() {
 | |
| entry:
 | |
|   %0 = load <4 x i32>* @vsi, align 16
 | |
|   %1 = load <4 x i32>* @vui, align 16
 | |
|   %2 = load <4 x i32>* bitcast (<4 x float>* @vf to <4 x i32>*), align 16
 | |
|   %3 = load <2 x double>* bitcast (<2 x i64>* @vsll to <2 x double>*), align 16
 | |
|   %4 = load <2 x double>* bitcast (<2 x i64>* @vull to <2 x double>*), align 16
 | |
|   %5 = load <2 x double>* @vd, align 16
 | |
|   store <4 x i32> %0, <4 x i32>* @res_vsi, align 16
 | |
|   store <4 x i32> %1, <4 x i32>* @res_vui, align 16
 | |
|   store <4 x i32> %2, <4 x i32>* bitcast (<4 x float>* @res_vf to <4 x i32>*), align 16
 | |
|   store <2 x double> %3, <2 x double>* bitcast (<2 x i64>* @res_vsll to <2 x double>*), align 16
 | |
|   store <2 x double> %4, <2 x double>* bitcast (<2 x i64>* @res_vull to <2 x double>*), align 16
 | |
|   store <2 x double> %5, <2 x double>* @res_vd, align 16
 | |
|   ret void
 | |
| }
 |