mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-03 14:21:30 +00:00 
			
		
		
		
	git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@218776 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			105 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			105 lines
		
	
	
		
			2.4 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
; RUN: llc < %s -march=r600 -mattr=disable-irstructurizer -mcpu=redwood | FileCheck %s
 | 
						|
 | 
						|
; These tests make sure the compiler is optimizing branches using predicates
 | 
						|
; when it is legal to do so.
 | 
						|
 | 
						|
; CHECK: {{^}}simple_if:
 | 
						|
; CHECK: PRED_SET{{[EGN][ET]*}}_INT * Pred,
 | 
						|
; CHECK: LSHL * T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}, 1, Pred_sel
 | 
						|
define void @simple_if(i32 addrspace(1)* %out, i32 %in) {
 | 
						|
entry:
 | 
						|
  %0 = icmp sgt i32 %in, 0
 | 
						|
  br i1 %0, label %IF, label %ENDIF
 | 
						|
 | 
						|
IF:
 | 
						|
  %1 = shl i32 %in, 1
 | 
						|
  br label %ENDIF
 | 
						|
 | 
						|
ENDIF:
 | 
						|
  %2 = phi i32 [ %in, %entry ], [ %1, %IF ]
 | 
						|
  store i32 %2, i32 addrspace(1)* %out
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; CHECK: {{^}}simple_if_else:
 | 
						|
; CHECK: PRED_SET{{[EGN][ET]*}}_INT * Pred,
 | 
						|
; CHECK: LSH{{[LR] \* T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}, 1, Pred_sel
 | 
						|
; CHECK: LSH{{[LR] \* T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}, 1, Pred_sel
 | 
						|
define void @simple_if_else(i32 addrspace(1)* %out, i32 %in) {
 | 
						|
entry:
 | 
						|
  %0 = icmp sgt i32 %in, 0
 | 
						|
  br i1 %0, label %IF, label %ELSE
 | 
						|
 | 
						|
IF:
 | 
						|
  %1 = shl i32 %in, 1
 | 
						|
  br label %ENDIF
 | 
						|
 | 
						|
ELSE:
 | 
						|
  %2 = lshr i32 %in, 1
 | 
						|
  br label %ENDIF
 | 
						|
 | 
						|
ENDIF:
 | 
						|
  %3 = phi i32 [ %1, %IF ], [ %2, %ELSE ]
 | 
						|
  store i32 %3, i32 addrspace(1)* %out
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; CHECK: {{^}}nested_if:
 | 
						|
; CHECK: ALU_PUSH_BEFORE
 | 
						|
; CHECK: JUMP
 | 
						|
; CHECK: POP
 | 
						|
; CHECK: PRED_SET{{[EGN][ET]*}}_INT * Exec
 | 
						|
; CHECK: PRED_SET{{[EGN][ET]*}}_INT * Pred,
 | 
						|
; CHECK: LSHL * T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}, 1, Pred_sel
 | 
						|
define void @nested_if(i32 addrspace(1)* %out, i32 %in) {
 | 
						|
entry:
 | 
						|
  %0 = icmp sgt i32 %in, 0
 | 
						|
  br i1 %0, label %IF0, label %ENDIF
 | 
						|
 | 
						|
IF0:
 | 
						|
  %1 = add i32 %in, 10
 | 
						|
  %2 = icmp sgt i32 %1, 0
 | 
						|
  br i1 %2, label %IF1, label %ENDIF
 | 
						|
 | 
						|
IF1:
 | 
						|
  %3 = shl i32  %1, 1
 | 
						|
  br label %ENDIF
 | 
						|
 | 
						|
ENDIF:
 | 
						|
  %4 = phi i32 [%in, %entry], [%1, %IF0], [%3, %IF1]
 | 
						|
  store i32 %4, i32 addrspace(1)* %out
 | 
						|
  ret void
 | 
						|
}
 | 
						|
 | 
						|
; CHECK: {{^}}nested_if_else:
 | 
						|
; CHECK: ALU_PUSH_BEFORE
 | 
						|
; CHECK: JUMP
 | 
						|
; CHECK: POP
 | 
						|
; CHECK: PRED_SET{{[EGN][ET]*}}_INT * Exec
 | 
						|
; CHECK: PRED_SET{{[EGN][ET]*}}_INT * Pred,
 | 
						|
; CHECK: LSH{{[LR] \* T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}, 1, Pred_sel
 | 
						|
; CHECK: LSH{{[LR] \* T[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}, 1, Pred_sel
 | 
						|
define void @nested_if_else(i32 addrspace(1)* %out, i32 %in) {
 | 
						|
entry:
 | 
						|
  %0 = icmp sgt i32 %in, 0
 | 
						|
  br i1 %0, label %IF0, label %ENDIF
 | 
						|
 | 
						|
IF0:
 | 
						|
  %1 = add i32 %in, 10
 | 
						|
  %2 = icmp sgt i32 %1, 0
 | 
						|
  br i1 %2, label %IF1, label %ELSE1
 | 
						|
 | 
						|
IF1:
 | 
						|
  %3 = shl i32  %1, 1
 | 
						|
  br label %ENDIF
 | 
						|
 | 
						|
ELSE1:
 | 
						|
  %4 = lshr i32 %in, 1
 | 
						|
  br label %ENDIF
 | 
						|
 | 
						|
ENDIF:
 | 
						|
  %5 = phi i32 [%in, %entry], [%3, %IF1], [%4, %ELSE1]
 | 
						|
  store i32 %5, i32 addrspace(1)* %out
 | 
						|
  ret void
 | 
						|
}
 |