Tim Northover 13277a78bc ARM64: add more scalar patterns for reciprocal ops. ...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@205203 91177308-0d34-0410-b5e6-96231b3b80d8

2014-03-31 15:46:22 +00:00

..

AArch64

[AArch64] Lower SHL_PARTS, SRA_PARTS and SRL_PARTS

2014-03-27 16:28:09 +00:00

ARM

ARM: add intrinsics for the v8 ldaex/stlex

2014-03-26 14:39:31 +00:00

ARM64

ARM64: add more scalar patterns for reciprocal ops.

2014-03-31 15:46:22 +00:00

CPP

…

Generic

…

Hexagon

…

Inputs

…

Mips

Fixed issue with microMIPS JAL instruction.

2014-03-31 14:00:10 +00:00

MSP430

…

NVPTX

Add test to test/CodeGen/NVPTX for "alloca buffer" arguments.

2014-03-24 16:52:30 +00:00

PowerPC

Look at shuffles of build_vectors in DAGCombiner::visitEXTRACT_VECTOR_ELT

2014-03-31 11:43:19 +00:00

R600

R600/SI: Lower i64 SELECT by bitcasting to a vector type

2014-03-31 14:01:55 +00:00

SPARC

…

SystemZ

[SystemZ] Add support for z196 float<->unsigned conversions

2014-03-21 10:56:30 +00:00

Thumb

…

Thumb2

…

X86

[x86] Fix printing of register operands with q modifier.

2014-03-28 23:28:07 +00:00

XCore

…