mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-03 14:21:30 +00:00 
			
		
		
		
	git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@188899 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			109 lines
		
	
	
		
			3.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			109 lines
		
	
	
		
			3.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
;RUN: llc < %s -mtriple=x86_64-apple-darwin -mcpu=knl | FileCheck %s
 | 
						|
 | 
						|
;CHECK-LABEL: shift_16_i32
 | 
						|
;CHECK: vpsrld
 | 
						|
;CHECK: vpslld
 | 
						|
;CHECK: vpsrad
 | 
						|
;CHECK: ret
 | 
						|
define <16 x i32> @shift_16_i32(<16 x i32> %a) {
 | 
						|
   %b = lshr <16 x i32> %a, <i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1, i32 1>
 | 
						|
   %c = shl <16 x i32> %b, <i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12>
 | 
						|
   %d = ashr <16 x i32> %c, <i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12, i32 12>
 | 
						|
   ret <16 x i32> %d;
 | 
						|
}
 | 
						|
 | 
						|
;CHECK-LABEL: shift_8_i64
 | 
						|
;CHECK: vpsrlq
 | 
						|
;CHECK: vpsllq
 | 
						|
;CHECK: vpsraq
 | 
						|
;CHECK: ret
 | 
						|
define <8 x i64> @shift_8_i64(<8 x i64> %a) {
 | 
						|
   %b = lshr <8 x i64> %a, <i64 1, i64 1, i64 1, i64 1, i64 1, i64 1, i64 1, i64 1>
 | 
						|
   %c = shl <8 x i64> %b,  <i64 12, i64 12, i64 12, i64 12, i64 12, i64 12, i64 12, i64 12>
 | 
						|
   %d = ashr <8 x i64> %c, <i64 12, i64 12, i64 12, i64 12, i64 12, i64 12, i64 12, i64 12>
 | 
						|
   ret <8 x i64> %d;
 | 
						|
}
 | 
						|
 | 
						|
; CHECK-LABEL: variable_shl4
 | 
						|
; CHECK: vpsllvq %zmm
 | 
						|
; CHECK: ret
 | 
						|
define <8 x i64> @variable_shl4(<8 x i64> %x, <8 x i64> %y) {
 | 
						|
  %k = shl <8 x i64> %x, %y
 | 
						|
  ret <8 x i64> %k
 | 
						|
}
 | 
						|
 | 
						|
; CHECK-LABEL: variable_shl5
 | 
						|
; CHECK: vpsllvd %zmm
 | 
						|
; CHECK: ret
 | 
						|
define <16 x i32> @variable_shl5(<16 x i32> %x, <16 x i32> %y) {
 | 
						|
  %k = shl <16 x i32> %x, %y
 | 
						|
  ret <16 x i32> %k
 | 
						|
}
 | 
						|
 | 
						|
; CHECK-LABEL: variable_srl0
 | 
						|
; CHECK: vpsrlvd
 | 
						|
; CHECK: ret
 | 
						|
define <16 x i32> @variable_srl0(<16 x i32> %x, <16 x i32> %y) {
 | 
						|
  %k = lshr <16 x i32> %x, %y
 | 
						|
  ret <16 x i32> %k
 | 
						|
}
 | 
						|
 | 
						|
; CHECK-LABEL: variable_srl2
 | 
						|
; CHECK: psrlvq
 | 
						|
; CHECK: ret
 | 
						|
define <8 x i64> @variable_srl2(<8 x i64> %x, <8 x i64> %y) {
 | 
						|
  %k = lshr <8 x i64> %x, %y
 | 
						|
  ret <8 x i64> %k
 | 
						|
}
 | 
						|
 | 
						|
; CHECK-LABEL: variable_sra1
 | 
						|
; CHECK: vpsravd
 | 
						|
; CHECK: ret
 | 
						|
define <16 x i32> @variable_sra1(<16 x i32> %x, <16 x i32> %y) {
 | 
						|
  %k = ashr <16 x i32> %x, %y
 | 
						|
  ret <16 x i32> %k
 | 
						|
}
 | 
						|
 | 
						|
; CHECK-LABEL: variable_sra2
 | 
						|
; CHECK: vpsravq %zmm
 | 
						|
; CHECK: ret
 | 
						|
define <8 x i64> @variable_sra2(<8 x i64> %x, <8 x i64> %y) {
 | 
						|
  %k = ashr <8 x i64> %x, %y
 | 
						|
  ret <8 x i64> %k
 | 
						|
}
 | 
						|
 | 
						|
; CHECK-LABEL: variable_sra01_load
 | 
						|
; CHECK: vpsravd (%
 | 
						|
; CHECK: ret
 | 
						|
define <16 x i32> @variable_sra01_load(<16 x i32> %x, <16 x i32>* %y) {
 | 
						|
  %y1 = load <16 x i32>* %y
 | 
						|
  %k = ashr <16 x i32> %x, %y1
 | 
						|
  ret <16 x i32> %k
 | 
						|
}
 | 
						|
 | 
						|
; CHECK-LABEL: variable_shl1_load
 | 
						|
; CHECK: vpsllvd (%
 | 
						|
; CHECK: ret
 | 
						|
define <16 x i32> @variable_shl1_load(<16 x i32> %x, <16 x i32>* %y) {
 | 
						|
  %y1 = load <16 x i32>* %y
 | 
						|
  %k = shl <16 x i32> %x, %y1
 | 
						|
  ret <16 x i32> %k
 | 
						|
}
 | 
						|
; CHECK: variable_srl0_load
 | 
						|
; CHECK: vpsrlvd (%
 | 
						|
; CHECK: ret
 | 
						|
define <16 x i32> @variable_srl0_load(<16 x i32> %x, <16 x i32>* %y) {
 | 
						|
  %y1 = load <16 x i32>* %y
 | 
						|
  %k = lshr <16 x i32> %x, %y1
 | 
						|
  ret <16 x i32> %k
 | 
						|
}
 | 
						|
 | 
						|
; CHECK: variable_srl3_load
 | 
						|
; CHECK: vpsrlvq (%
 | 
						|
; CHECK: ret
 | 
						|
define <8 x i64> @variable_srl3_load(<8 x i64> %x, <8 x i64>* %y) {
 | 
						|
  %y1 = load <8 x i64>* %y
 | 
						|
  %k = lshr <8 x i64> %x, %y1
 | 
						|
  ret <8 x i64> %k
 | 
						|
}
 |