mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	Thanks to Jakob for isolating the underlying problem from the test case in r177423. The original commit had introduced asymmetric copy operations, but these turned out to be a work-around to the real problem (the use of == instead of hasSubClassEq in PPCCTRLoops). git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@177679 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			57 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			57 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc < %s -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr7
 | |
| target datalayout = "E-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-f128:128:128-v128:128:128-n32:64"
 | |
| target triple = "powerpc64-unknown-linux-gnu"
 | |
| 
 | |
| ; This tests that the GPRC/GPRC_NOR0 intersection subclass relationship with
 | |
| ; GPRC is handled correctly. When it was not, this test would assert.
 | |
| 
 | |
| @gen_random.last = external unnamed_addr global i64, align 8
 | |
| @.str = external unnamed_addr constant [4 x i8], align 1
 | |
| 
 | |
| declare double @gen_random(double) #0
 | |
| 
 | |
| declare void @benchmark_heapsort(i32 signext, double* nocapture) #0
 | |
| 
 | |
| define signext i32 @main(i32 signext %argc, i8** nocapture %argv) #0 {
 | |
| entry:
 | |
|   br i1 undef, label %cond.true, label %cond.end
 | |
| 
 | |
| cond.true:                                        ; preds = %entry
 | |
|   br label %cond.end
 | |
| 
 | |
| cond.end:                                         ; preds = %cond.true, %entry
 | |
|   %cond = phi i32 [ 0, %cond.true ], [ 8000000, %entry ]
 | |
|   %add = add i32 %cond, 1
 | |
|   %conv = sext i32 %add to i64
 | |
|   %mul = shl nsw i64 %conv, 3
 | |
|   %call1 = tail call noalias i8* @malloc(i64 %mul) #1
 | |
|   br i1 undef, label %for.end, label %for.body.lr.ph
 | |
| 
 | |
| for.body.lr.ph:                                   ; preds = %cond.end
 | |
|   br label %for.body
 | |
| 
 | |
| for.body:                                         ; preds = %for.body, %for.body.lr.ph
 | |
|   %indvars.iv = phi i64 [ 1, %for.body.lr.ph ], [ %indvars.iv.next, %for.body ]
 | |
|   %indvars.iv.next = add i64 %indvars.iv, 1
 | |
|   %lftr.wideiv = trunc i64 %indvars.iv.next to i32
 | |
|   %exitcond = icmp eq i32 %lftr.wideiv, %add
 | |
|   br i1 %exitcond, label %for.cond.for.end_crit_edge, label %for.body
 | |
| 
 | |
| for.cond.for.end_crit_edge:                       ; preds = %for.body
 | |
|   br label %for.end
 | |
| 
 | |
| for.end:                                          ; preds = %for.cond.for.end_crit_edge, %cond.end
 | |
|   ret i32 0
 | |
| }
 | |
| 
 | |
| declare noalias i8* @malloc(i64) #0
 | |
| 
 | |
| declare signext i32 @printf(i8* nocapture, ...) #0
 | |
| 
 | |
| declare void @free(i8* nocapture) #0
 | |
| 
 | |
| declare i64 @strtol(i8*, i8** nocapture, i32 signext) #0
 | |
| 
 | |
| attributes #0 = { nounwind "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf"="true" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "unsafe-fp-math"="false" "use-soft-float"="false" }
 | |
| attributes #1 = { nounwind }
 |