mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	This update was done with the following bash script:
  find test/CodeGen -name "*.ll" | \
  while read NAME; do
    echo "$NAME"
    if ! grep -q "^; *RUN: *llc.*debug" $NAME; then
      TEMP=`mktemp -t temp`
      cp $NAME $TEMP
      sed -n "s/^define [^@]*@\([A-Za-z0-9_]*\)(.*$/\1/p" < $NAME | \
      while read FUNC; do
        sed -i '' "s/;\(.*\)\([A-Za-z0-9_-]*\):\( *\)$FUNC: *\$/;\1\2-LABEL:\3$FUNC:/g" $TEMP
      done
      sed -i '' "s/;\(.*\)-LABEL-LABEL:/;\1-LABEL:/" $TEMP
      sed -i '' "s/;\(.*\)-NEXT-LABEL:/;\1-NEXT:/" $TEMP
      sed -i '' "s/;\(.*\)-NOT-LABEL:/;\1-NOT:/" $TEMP
      sed -i '' "s/;\(.*\)-DAG-LABEL:/;\1-DAG:/" $TEMP
      mv $TEMP $NAME
    fi
  done
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186280 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			31 lines
		
	
	
		
			923 B
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			31 lines
		
	
	
		
			923 B
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc < %s -march=x86 -mcpu=nehalem | FileCheck %s
 | |
| 
 | |
| define <4 x i32> @signd(<4 x i32> %a, <4 x i32> %b) nounwind {
 | |
| entry:
 | |
| ; CHECK-LABEL: signd:
 | |
| ; CHECK: psignd
 | |
| ; CHECK-NOT: sub
 | |
| ; CHECK: ret
 | |
|   %b.lobit = ashr <4 x i32> %b, <i32 31, i32 31, i32 31, i32 31>
 | |
|   %sub = sub nsw <4 x i32> zeroinitializer, %a
 | |
|   %0 = xor <4 x i32> %b.lobit, <i32 -1, i32 -1, i32 -1, i32 -1>
 | |
|   %1 = and <4 x i32> %a, %0
 | |
|   %2 = and <4 x i32> %b.lobit, %sub
 | |
|   %cond = or <4 x i32> %1, %2
 | |
|   ret <4 x i32> %cond
 | |
| }
 | |
| 
 | |
| define <4 x i32> @blendvb(<4 x i32> %b, <4 x i32> %a, <4 x i32> %c) nounwind {
 | |
| entry:
 | |
| ; CHECK-LABEL: blendvb:
 | |
| ; CHECK: pblendvb
 | |
| ; CHECK: ret
 | |
|   %b.lobit = ashr <4 x i32> %b, <i32 31, i32 31, i32 31, i32 31>
 | |
|   %sub = sub nsw <4 x i32> zeroinitializer, %a
 | |
|   %0 = xor <4 x i32> %b.lobit, <i32 -1, i32 -1, i32 -1, i32 -1>
 | |
|   %1 = and <4 x i32> %c, %0
 | |
|   %2 = and <4 x i32> %a, %b.lobit
 | |
|   %cond = or <4 x i32> %1, %2
 | |
|   ret <4 x i32> %cond
 | |
| }
 |