mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-01-25 00:33:15 +00:00
1f996fa36b
This is equivalent to the AMDGPUTargetMachine now, but it is the starting point for separating R600 and GCN functionality into separate targets. It is recommened that users start using the gcn triple for GCN-based GPUs, because using the r600 triple for these GPUs will be deprecated in the future. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@225277 91177308-0d34-0410-b5e6-96231b3b80d8
64 lines
2.2 KiB
LLVM
64 lines
2.2 KiB
LLVM
; RUN: llc -march=amdgcn -mcpu=SI -verify-machineinstrs < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
|
|
; RUN: llc -march=r600 -mcpu=redwood < %s | FileCheck -check-prefix=R600 -check-prefix=FUNC %s
|
|
|
|
|
|
; FUNC-LABEL: {{^}}s_sint_to_fp_i32_to_f32:
|
|
; R600: INT_TO_FLT * T{{[0-9]+\.[XYZW]}}, KC0[2].Z
|
|
; SI: v_cvt_f32_i32_e32 {{v[0-9]+}}, {{s[0-9]+$}}
|
|
define void @s_sint_to_fp_i32_to_f32(float addrspace(1)* %out, i32 %in) {
|
|
%result = sitofp i32 %in to float
|
|
store float %result, float addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}sint_to_fp_v2i32:
|
|
; R600-DAG: INT_TO_FLT * T{{[0-9]+\.[XYZW]}}, KC0[2].W
|
|
; R600-DAG: INT_TO_FLT * T{{[0-9]+\.[XYZW]}}, KC0[3].X
|
|
|
|
; SI: v_cvt_f32_i32_e32
|
|
; SI: v_cvt_f32_i32_e32
|
|
define void @sint_to_fp_v2i32(<2 x float> addrspace(1)* %out, <2 x i32> %in) {
|
|
%result = sitofp <2 x i32> %in to <2 x float>
|
|
store <2 x float> %result, <2 x float> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}sint_to_fp_v4i32:
|
|
; R600: INT_TO_FLT * T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
; R600: INT_TO_FLT * T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
; R600: INT_TO_FLT * T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
; R600: INT_TO_FLT * T{{[0-9]+\.[XYZW], T[0-9]+\.[XYZW]}}
|
|
|
|
; SI: v_cvt_f32_i32_e32
|
|
; SI: v_cvt_f32_i32_e32
|
|
; SI: v_cvt_f32_i32_e32
|
|
; SI: v_cvt_f32_i32_e32
|
|
define void @sint_to_fp_v4i32(<4 x float> addrspace(1)* %out, <4 x i32> addrspace(1)* %in) {
|
|
%value = load <4 x i32> addrspace(1) * %in
|
|
%result = sitofp <4 x i32> %value to <4 x float>
|
|
store <4 x float> %result, <4 x float> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}sint_to_fp_i1_f32:
|
|
; SI: v_cmp_eq_i32_e64 [[CMP:s\[[0-9]+:[0-9]\]]],
|
|
; SI-NEXT: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], 0.0, 1.0, [[CMP]]
|
|
; SI: buffer_store_dword [[RESULT]],
|
|
; SI: s_endpgm
|
|
define void @sint_to_fp_i1_f32(float addrspace(1)* %out, i32 %in) {
|
|
%cmp = icmp eq i32 %in, 0
|
|
%fp = uitofp i1 %cmp to float
|
|
store float %fp, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: {{^}}sint_to_fp_i1_f32_load:
|
|
; SI: v_cndmask_b32_e64 [[RESULT:v[0-9]+]], 0, -1.0
|
|
; SI: buffer_store_dword [[RESULT]],
|
|
; SI: s_endpgm
|
|
define void @sint_to_fp_i1_f32_load(float addrspace(1)* %out, i1 %in) {
|
|
%fp = sitofp i1 %in to float
|
|
store float %fp, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|