1
0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-03-17 21:32:04 +00:00
Tim Northover f635ab8eab ARM: permit bare dmb/dsb/isb aliases on Cortex-M0
Cortex-M0 supports these 32-bit instructions despite being Thumb1 only
(mostly). We knew about that but not that the aliases without the default "sy"
operand were also permitted.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@194094 91177308-0d34-0410-b5e6-96231b3b80d8
2013-11-05 21:36:02 +00:00
..
2013-10-29 09:47:35 +00:00
2013-09-18 09:46:49 +00:00
2013-08-28 16:39:20 +00:00
2013-08-28 16:39:20 +00:00
2013-06-24 09:11:53 +00:00