mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-04 05:17:07 +00:00 
			
		
		
		
	This is still a work in progress but most of the NEON instruction set is supported. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@73919 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			49 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			49 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
; RUN: llvm-as < %s | llc -march=arm -mattr=+neon > %t
 | 
						|
; RUN: grep {vqabs\\.s8} %t | count 2
 | 
						|
; RUN: grep {vqabs\\.s16} %t | count 2
 | 
						|
; RUN: grep {vqabs\\.s32} %t | count 2
 | 
						|
 | 
						|
define <8 x i8> @vqabss8(<8 x i8>* %A) nounwind {
 | 
						|
	%tmp1 = load <8 x i8>* %A
 | 
						|
	%tmp2 = call <8 x i8> @llvm.arm.neon.vqabs.v8i8(<8 x i8> %tmp1)
 | 
						|
	ret <8 x i8> %tmp2
 | 
						|
}
 | 
						|
 | 
						|
define <4 x i16> @vqabss16(<4 x i16>* %A) nounwind {
 | 
						|
	%tmp1 = load <4 x i16>* %A
 | 
						|
	%tmp2 = call <4 x i16> @llvm.arm.neon.vqabs.v4i16(<4 x i16> %tmp1)
 | 
						|
	ret <4 x i16> %tmp2
 | 
						|
}
 | 
						|
 | 
						|
define <2 x i32> @vqabss32(<2 x i32>* %A) nounwind {
 | 
						|
	%tmp1 = load <2 x i32>* %A
 | 
						|
	%tmp2 = call <2 x i32> @llvm.arm.neon.vqabs.v2i32(<2 x i32> %tmp1)
 | 
						|
	ret <2 x i32> %tmp2
 | 
						|
}
 | 
						|
 | 
						|
define <16 x i8> @vqabsQs8(<16 x i8>* %A) nounwind {
 | 
						|
	%tmp1 = load <16 x i8>* %A
 | 
						|
	%tmp2 = call <16 x i8> @llvm.arm.neon.vqabs.v16i8(<16 x i8> %tmp1)
 | 
						|
	ret <16 x i8> %tmp2
 | 
						|
}
 | 
						|
 | 
						|
define <8 x i16> @vqabsQs16(<8 x i16>* %A) nounwind {
 | 
						|
	%tmp1 = load <8 x i16>* %A
 | 
						|
	%tmp2 = call <8 x i16> @llvm.arm.neon.vqabs.v8i16(<8 x i16> %tmp1)
 | 
						|
	ret <8 x i16> %tmp2
 | 
						|
}
 | 
						|
 | 
						|
define <4 x i32> @vqabsQs32(<4 x i32>* %A) nounwind {
 | 
						|
	%tmp1 = load <4 x i32>* %A
 | 
						|
	%tmp2 = call <4 x i32> @llvm.arm.neon.vqabs.v4i32(<4 x i32> %tmp1)
 | 
						|
	ret <4 x i32> %tmp2
 | 
						|
}
 | 
						|
 | 
						|
declare <8 x i8>  @llvm.arm.neon.vqabs.v8i8(<8 x i8>) nounwind readnone
 | 
						|
declare <4 x i16> @llvm.arm.neon.vqabs.v4i16(<4 x i16>) nounwind readnone
 | 
						|
declare <2 x i32> @llvm.arm.neon.vqabs.v2i32(<2 x i32>) nounwind readnone
 | 
						|
 | 
						|
declare <16 x i8> @llvm.arm.neon.vqabs.v16i8(<16 x i8>) nounwind readnone
 | 
						|
declare <8 x i16> @llvm.arm.neon.vqabs.v8i16(<8 x i16>) nounwind readnone
 | 
						|
declare <4 x i32> @llvm.arm.neon.vqabs.v4i32(<4 x i32>) nounwind readnone
 |