Andrew Trick 2343e3b228 Lower stackmap intrinsics directly to their target opcode in the DAG builder. ...

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@193769 91177308-0d34-0410-b5e6-96231b3b80d8

2013-10-31 17:18:24 +00:00

..

CostTable.h

…

Mangler.h

Move getSymbol to TargetLoweringObjectFile.

2013-10-29 17:28:26 +00:00

Target.td

Lower stackmap intrinsics directly to their target opcode in the DAG builder.

2013-10-31 17:18:24 +00:00

TargetCallingConv.h

SelectionDAG: Pass along the original argument/element type in ISD::InputArg

2013-10-23 00:44:24 +00:00

TargetCallingConv.td

Add an OtherPreserved field to the CalleeSaved TableGen class.

2013-08-23 02:25:47 +00:00

TargetFrameLowering.h

…

TargetInstrInfo.h

Fix the ExecutionDepsFix pass to handle AVX instructions.

2013-10-14 22:19:03 +00:00

TargetIntrinsicInfo.h

…

TargetItinerary.td

…

TargetJITInfo.h

…

TargetLibraryInfo.h

…

TargetLowering.h

Lower stackmap intrinsics directly to their target opcode in the DAG builder.

2013-10-31 17:18:24 +00:00

TargetLoweringObjectFile.h

Move getSymbol to TargetLoweringObjectFile.

2013-10-29 17:28:26 +00:00

TargetMachine.h

…

TargetOpcodes.h

Lower stackmap intrinsics directly to their target opcode in the DAG builder.

2013-10-31 17:18:24 +00:00

TargetOptions.h

…

TargetRegisterInfo.h

PrintVRegOrUnit

2013-08-23 17:48:53 +00:00

TargetSchedule.td

Even more spelling fixes for "instruction".

2013-09-28 13:42:22 +00:00

TargetSelectionDAG.td

Inplement aarch64 neon instructions in AdvSIMD(shift). About 24 shift instructions:

2013-09-04 09:28:24 +00:00

TargetSelectionDAGInfo.h

…

TargetSubtargetInfo.h

Added temp flag -misched-bench for staging in default changes.

2013-09-26 05:53:35 +00:00