mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-11-23 16:19:52 +00:00
26d628d6ce
Summary: Currently fast-isel-abort will only abort for regular instructions, and just warn for function calls, terminators, function arguments. There is already fast-isel-abort-args but nothing for calls and terminators. This change turns the fast-isel-abort options into an integer option, so that multiple levels of strictness can be defined. This will help no being surprised when the "abort" option indeed does not abort, and enables the possibility to write test that verifies that no intrinsics are forgotten by fast-isel. Reviewers: resistor, echristo Subscribers: jfb, llvm-commits Differential Revision: http://reviews.llvm.org/D7941 From: Mehdi Amini <mehdi.amini@apple.com> git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@230775 91177308-0d34-0410-b5e6-96231b3b80d8
71 lines
1.5 KiB
LLVM
71 lines
1.5 KiB
LLVM
; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -relocation-model=dynamic-no-pic -mtriple=armv7-apple-ios | FileCheck %s --check-prefix=ALL
|
|
; RUN: llc < %s -O0 -verify-machineinstrs -fast-isel-abort=1 -relocation-model=dynamic-no-pic -mtriple=armv7-linux-gnueabi | FileCheck %s --check-prefix=ALL
|
|
|
|
; FIXME Add tests for thumbv7, they currently fail MI verification because
|
|
; of a mismatch in register classes in uses.
|
|
|
|
; This test verifies that load/store instructions are properly generated,
|
|
; and that they pass MI verification (wasn't the case until 2013-06-08).
|
|
|
|
@a = global i8 1, align 1
|
|
@b = global i16 2, align 2
|
|
@c = global i32 4, align 4
|
|
|
|
; ldr
|
|
|
|
define i8 @t1() nounwind uwtable ssp {
|
|
; ALL: @t1
|
|
; ALL: ldrb
|
|
; ALL: add
|
|
%1 = load i8* @a, align 1
|
|
%2 = add nsw i8 %1, 1
|
|
ret i8 %2
|
|
}
|
|
|
|
define i16 @t2() nounwind uwtable ssp {
|
|
; ALL: @t2
|
|
; ALL: ldrh
|
|
; ALL: add
|
|
%1 = load i16* @b, align 2
|
|
%2 = add nsw i16 %1, 1
|
|
ret i16 %2
|
|
}
|
|
|
|
define i32 @t3() nounwind uwtable ssp {
|
|
; ALL: @t3
|
|
; ALL: ldr
|
|
; ALL: add
|
|
%1 = load i32* @c, align 4
|
|
%2 = add nsw i32 %1, 1
|
|
ret i32 %2
|
|
}
|
|
|
|
; str
|
|
|
|
define void @t4(i8 %v) nounwind uwtable ssp {
|
|
; ALL: @t4
|
|
; ALL: add
|
|
; ALL: strb
|
|
%1 = add nsw i8 %v, 1
|
|
store i8 %1, i8* @a, align 1
|
|
ret void
|
|
}
|
|
|
|
define void @t5(i16 %v) nounwind uwtable ssp {
|
|
; ALL: @t5
|
|
; ALL: add
|
|
; ALL: strh
|
|
%1 = add nsw i16 %v, 1
|
|
store i16 %1, i16* @b, align 2
|
|
ret void
|
|
}
|
|
|
|
define void @t6(i32 %v) nounwind uwtable ssp {
|
|
; ALL: @t6
|
|
; ALL: add
|
|
; ALL: str
|
|
%1 = add nsw i32 %v, 1
|
|
store i32 %1, i32* @c, align 4
|
|
ret void
|
|
}
|