mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	This update was done with the following bash script:
  find test/CodeGen -name "*.ll" | \
  while read NAME; do
    echo "$NAME"
    if ! grep -q "^; *RUN: *llc.*debug" $NAME; then
      TEMP=`mktemp -t temp`
      cp $NAME $TEMP
      sed -n "s/^define [^@]*@\([A-Za-z0-9_]*\)(.*$/\1/p" < $NAME | \
      while read FUNC; do
        sed -i '' "s/;\(.*\)\([A-Za-z0-9_-]*\):\( *\)$FUNC: *\$/;\1\2-LABEL:\3$FUNC:/g" $TEMP
      done
      sed -i '' "s/;\(.*\)-LABEL-LABEL:/;\1-LABEL:/" $TEMP
      sed -i '' "s/;\(.*\)-NEXT-LABEL:/;\1-NEXT:/" $TEMP
      sed -i '' "s/;\(.*\)-NOT-LABEL:/;\1-NOT:/" $TEMP
      sed -i '' "s/;\(.*\)-DAG-LABEL:/;\1-DAG:/" $TEMP
      mv $TEMP $NAME
    fi
  done
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186280 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			86 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			86 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc < %s -march=arm | FileCheck %s
 | |
| 
 | |
| define i32 @t9(i32 %v) nounwind readnone {
 | |
| entry:
 | |
| ; CHECK-LABEL: t9:
 | |
| ; CHECK: add r0, r0, r0, lsl #3
 | |
| 	%0 = mul i32 %v, 9
 | |
| 	ret i32 %0
 | |
| }
 | |
| 
 | |
| define i32 @t7(i32 %v) nounwind readnone {
 | |
| entry:
 | |
| ; CHECK-LABEL: t7:
 | |
| ; CHECK: rsb r0, r0, r0, lsl #3
 | |
| 	%0 = mul i32 %v, 7
 | |
| 	ret i32 %0
 | |
| }
 | |
| 
 | |
| define i32 @t5(i32 %v) nounwind readnone {
 | |
| entry:
 | |
| ; CHECK-LABEL: t5:
 | |
| ; CHECK: add r0, r0, r0, lsl #2
 | |
|         %0 = mul i32 %v, 5
 | |
|         ret i32 %0
 | |
| }
 | |
| 
 | |
| define i32 @t3(i32 %v) nounwind readnone {
 | |
| entry:
 | |
| ; CHECK-LABEL: t3:
 | |
| ; CHECK: add r0, r0, r0, lsl #1
 | |
|         %0 = mul i32 %v, 3
 | |
|         ret i32 %0
 | |
| }
 | |
| 
 | |
| define i32 @t12288(i32 %v) nounwind readnone {
 | |
| entry:
 | |
| ; CHECK-LABEL: t12288:
 | |
| ; CHECK: add r0, r0, r0, lsl #1
 | |
| ; CHECK: lsl{{.*}}#12
 | |
|         %0 = mul i32 %v, 12288
 | |
|         ret i32 %0
 | |
| }
 | |
| 
 | |
| define i32 @tn9(i32 %v) nounwind readnone {
 | |
| entry:
 | |
| ; CHECK-LABEL: tn9:
 | |
| ; CHECK: add	r0, r0, r0, lsl #3
 | |
| ; CHECK: rsb	r0, r0, #0
 | |
|         %0 = mul i32 %v, -9
 | |
|         ret i32 %0
 | |
| }
 | |
| 
 | |
| define i32 @tn7(i32 %v) nounwind readnone {
 | |
| entry:
 | |
| ; CHECK-LABEL: tn7:
 | |
| ; CHECK: sub r0, r0, r0, lsl #3
 | |
| 	%0 = mul i32 %v, -7
 | |
| 	ret i32 %0
 | |
| }
 | |
| 
 | |
| define i32 @tn5(i32 %v) nounwind readnone {
 | |
| entry:
 | |
| ; CHECK-LABEL: tn5:
 | |
| ; CHECK: add r0, r0, r0, lsl #2
 | |
| ; CHECK: rsb r0, r0, #0
 | |
|         %0 = mul i32 %v, -5
 | |
|         ret i32 %0
 | |
| }
 | |
| 
 | |
| define i32 @tn3(i32 %v) nounwind readnone {
 | |
| entry:
 | |
| ; CHECK-LABEL: tn3:
 | |
| ; CHECK: sub r0, r0, r0, lsl #2
 | |
|         %0 = mul i32 %v, -3
 | |
|         ret i32 %0
 | |
| }
 | |
| 
 | |
| define i32 @tn12288(i32 %v) nounwind readnone {
 | |
| entry:
 | |
| ; CHECK-LABEL: tn12288:
 | |
| ; CHECK: sub r0, r0, r0, lsl #2
 | |
| ; CHECK: lsl{{.*}}#12
 | |
|         %0 = mul i32 %v, -12288
 | |
|         ret i32 %0
 | |
| }
 |