Richard Sandiford 04ded924f3 [SystemZ] Implement isLegalAddressingMode() ...

The loop optimizers were assuming that scales > 1 were OK.  I think this
is actually a bug in TargetLoweringBase::isLegalAddressingMode(),
since it seems to be trying to reject anything that isn't r+i or r+r,
but it has no default case for scales other than 0, 1 or 2.  Implementing
the hook for z means that z can no longer test any change there though.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@187497 91177308-0d34-0410-b5e6-96231b3b80d8

2013-07-31 12:58:26 +00:00

..

AArch64

AArch64: add llc-based tests for previous commit.

2013-07-25 16:23:55 +00:00

ARM

This test may have been sensitive to the ARM ABI...

2013-07-30 20:34:59 +00:00

CPP

…

Generic

…

Hexagon

Debug Info Verifier: verify SPs in llvm.dbg.sp.

2013-07-27 01:26:08 +00:00

Inputs

Debug Info Verifier: verify SPs in llvm.dbg.sp.

2013-07-27 01:26:08 +00:00

Mips

[mips] Implement llvm.trap intrinsic.

2013-07-26 20:58:55 +00:00

MSP430

…

NVPTX

Add a target legalize hook for SplitVectorOperand (again)

2013-07-26 13:28:29 +00:00

PowerPC

PPC32 va_list is an actual structure so va_copy needs to copy the whole

2013-07-25 21:36:47 +00:00

R600

R600/SI: Expand vector fp <-> int conversions

2013-07-30 14:31:03 +00:00

SI

…

SPARC

Allocate local registers in order for optimal coloring.

2013-07-25 18:35:14 +00:00

SystemZ

[SystemZ] Implement isLegalAddressingMode()

2013-07-31 12:58:26 +00:00

Thumb

Debug Info: update testing cases to pass verifier.

2013-07-29 18:12:58 +00:00

Thumb2

…

X86

Added INSERT and EXTRACT intructions from AVX-512 ISA.

2013-07-31 11:35:14 +00:00

XCore

…