mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2025-11-04 05:17:07 +00:00
33ff5aeaa8
Generate code for Mips32r1 unless a Mips32r2 feature is tested. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@139433 91177308-0d34-0410-b5e6-96231b3b80d8
165 lines
4.1 KiB
LLVM
165 lines
4.1 KiB
LLVM
; RUN: llc < %s -march=mipsel | FileCheck %s -check-prefix=CHECK
|
|
|
|
@d2 = external global double
|
|
@d3 = external global double
|
|
|
|
define i32 @sel1(i32 %s, i32 %f0, i32 %f1) nounwind readnone {
|
|
entry:
|
|
; CHECK: movn
|
|
%tobool = icmp ne i32 %s, 0
|
|
%cond = select i1 %tobool, i32 %f1, i32 %f0
|
|
ret i32 %cond
|
|
}
|
|
|
|
define float @sel2(i32 %s, float %f0, float %f1) nounwind readnone {
|
|
entry:
|
|
; CHECK: movn.s
|
|
%tobool = icmp ne i32 %s, 0
|
|
%cond = select i1 %tobool, float %f0, float %f1
|
|
ret float %cond
|
|
}
|
|
|
|
define double @sel2_1(i32 %s, double %f0, double %f1) nounwind readnone {
|
|
entry:
|
|
; CHECK: movn.d
|
|
%tobool = icmp ne i32 %s, 0
|
|
%cond = select i1 %tobool, double %f0, double %f1
|
|
ret double %cond
|
|
}
|
|
|
|
define float @sel3(float %f0, float %f1, float %f2, float %f3) nounwind readnone {
|
|
entry:
|
|
; CHECK: c.eq.s
|
|
; CHECK: movt.s
|
|
%cmp = fcmp oeq float %f2, %f3
|
|
%cond = select i1 %cmp, float %f0, float %f1
|
|
ret float %cond
|
|
}
|
|
|
|
define float @sel4(float %f0, float %f1, float %f2, float %f3) nounwind readnone {
|
|
entry:
|
|
; CHECK: c.olt.s
|
|
; CHECK: movt.s
|
|
%cmp = fcmp olt float %f2, %f3
|
|
%cond = select i1 %cmp, float %f0, float %f1
|
|
ret float %cond
|
|
}
|
|
|
|
define float @sel5(float %f0, float %f1, float %f2, float %f3) nounwind readnone {
|
|
entry:
|
|
; CHECK: c.ule.s
|
|
; CHECK: movf.s
|
|
%cmp = fcmp ogt float %f2, %f3
|
|
%cond = select i1 %cmp, float %f0, float %f1
|
|
ret float %cond
|
|
}
|
|
|
|
define double @sel5_1(double %f0, double %f1, float %f2, float %f3) nounwind readnone {
|
|
entry:
|
|
; CHECK: c.ule.s
|
|
; CHECK: movf.d
|
|
%cmp = fcmp ogt float %f2, %f3
|
|
%cond = select i1 %cmp, double %f0, double %f1
|
|
ret double %cond
|
|
}
|
|
|
|
define double @sel6(double %f0, double %f1, double %f2, double %f3) nounwind readnone {
|
|
entry:
|
|
; CHECK: c.eq.d
|
|
; CHECK: movt.d
|
|
%cmp = fcmp oeq double %f2, %f3
|
|
%cond = select i1 %cmp, double %f0, double %f1
|
|
ret double %cond
|
|
}
|
|
|
|
define double @sel7(double %f0, double %f1, double %f2, double %f3) nounwind readnone {
|
|
entry:
|
|
; CHECK: c.olt.d
|
|
; CHECK: movt.d
|
|
%cmp = fcmp olt double %f2, %f3
|
|
%cond = select i1 %cmp, double %f0, double %f1
|
|
ret double %cond
|
|
}
|
|
|
|
define double @sel8(double %f0, double %f1, double %f2, double %f3) nounwind readnone {
|
|
entry:
|
|
; CHECK: c.ule.d
|
|
; CHECK: movf.d
|
|
%cmp = fcmp ogt double %f2, %f3
|
|
%cond = select i1 %cmp, double %f0, double %f1
|
|
ret double %cond
|
|
}
|
|
|
|
define float @sel8_1(float %f0, float %f1, double %f2, double %f3) nounwind readnone {
|
|
entry:
|
|
; CHECK: c.ule.d
|
|
; CHECK: movf.s
|
|
%cmp = fcmp ogt double %f2, %f3
|
|
%cond = select i1 %cmp, float %f0, float %f1
|
|
ret float %cond
|
|
}
|
|
|
|
define i32 @sel9(i32 %f0, i32 %f1, float %f2, float %f3) nounwind readnone {
|
|
entry:
|
|
; CHECK: c.eq.s
|
|
; CHECK: movt
|
|
%cmp = fcmp oeq float %f2, %f3
|
|
%cond = select i1 %cmp, i32 %f0, i32 %f1
|
|
ret i32 %cond
|
|
}
|
|
|
|
define i32 @sel10(i32 %f0, i32 %f1, float %f2, float %f3) nounwind readnone {
|
|
entry:
|
|
; CHECK: c.olt.s
|
|
; CHECK: movt
|
|
%cmp = fcmp olt float %f2, %f3
|
|
%cond = select i1 %cmp, i32 %f0, i32 %f1
|
|
ret i32 %cond
|
|
}
|
|
|
|
define i32 @sel11(i32 %f0, i32 %f1, float %f2, float %f3) nounwind readnone {
|
|
entry:
|
|
; CHECK: c.ule.s
|
|
; CHECK: movf
|
|
%cmp = fcmp ogt float %f2, %f3
|
|
%cond = select i1 %cmp, i32 %f0, i32 %f1
|
|
ret i32 %cond
|
|
}
|
|
|
|
define i32 @sel12(i32 %f0, i32 %f1) nounwind readonly {
|
|
entry:
|
|
; CHECK: c.eq.d
|
|
; CHECK: movt
|
|
%tmp = load double* @d2, align 8, !tbaa !0
|
|
%tmp1 = load double* @d3, align 8, !tbaa !0
|
|
%cmp = fcmp oeq double %tmp, %tmp1
|
|
%cond = select i1 %cmp, i32 %f0, i32 %f1
|
|
ret i32 %cond
|
|
}
|
|
|
|
define i32 @sel13(i32 %f0, i32 %f1) nounwind readonly {
|
|
entry:
|
|
; CHECK: c.olt.d
|
|
; CHECK: movt
|
|
%tmp = load double* @d2, align 8, !tbaa !0
|
|
%tmp1 = load double* @d3, align 8, !tbaa !0
|
|
%cmp = fcmp olt double %tmp, %tmp1
|
|
%cond = select i1 %cmp, i32 %f0, i32 %f1
|
|
ret i32 %cond
|
|
}
|
|
|
|
define i32 @sel14(i32 %f0, i32 %f1) nounwind readonly {
|
|
entry:
|
|
; CHECK: c.ule.d
|
|
; CHECK: movf
|
|
%tmp = load double* @d2, align 8, !tbaa !0
|
|
%tmp1 = load double* @d3, align 8, !tbaa !0
|
|
%cmp = fcmp ogt double %tmp, %tmp1
|
|
%cond = select i1 %cmp, i32 %f0, i32 %f1
|
|
ret i32 %cond
|
|
}
|
|
|
|
!0 = metadata !{metadata !"double", metadata !1}
|
|
!1 = metadata !{metadata !"omnipotent char", metadata !2}
|
|
!2 = metadata !{metadata !"Simple C/C++ TBAA", null}
|