mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-11-04 05:17:07 +00:00 
			
		
		
		
	Move EmitTargetCodeForMemcpy, EmitTargetCodeForMemset, and EmitTargetCodeForMemmove out of TargetLowering and into SelectionDAGInfo to exercise this. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@103481 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			63 lines
		
	
	
		
			2.1 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
			
		
		
	
	
			63 lines
		
	
	
		
			2.1 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
//===-- AlphaTargetMachine.cpp - Define TargetMachine for Alpha -----------===//
 | 
						|
//
 | 
						|
//                     The LLVM Compiler Infrastructure
 | 
						|
//
 | 
						|
// This file is distributed under the University of Illinois Open Source
 | 
						|
// License. See LICENSE.TXT for details.
 | 
						|
//
 | 
						|
//===----------------------------------------------------------------------===//
 | 
						|
//
 | 
						|
//
 | 
						|
//===----------------------------------------------------------------------===//
 | 
						|
 | 
						|
#include "Alpha.h"
 | 
						|
#include "AlphaJITInfo.h"
 | 
						|
#include "AlphaMCAsmInfo.h"
 | 
						|
#include "AlphaTargetMachine.h"
 | 
						|
#include "llvm/PassManager.h"
 | 
						|
#include "llvm/Support/FormattedStream.h"
 | 
						|
#include "llvm/Target/TargetRegistry.h"
 | 
						|
using namespace llvm;
 | 
						|
 | 
						|
extern "C" void LLVMInitializeAlphaTarget() { 
 | 
						|
  // Register the target.
 | 
						|
  RegisterTargetMachine<AlphaTargetMachine> X(TheAlphaTarget);
 | 
						|
  RegisterAsmInfo<AlphaMCAsmInfo> Y(TheAlphaTarget);
 | 
						|
}
 | 
						|
 | 
						|
AlphaTargetMachine::AlphaTargetMachine(const Target &T, const std::string &TT,
 | 
						|
                                       const std::string &FS)
 | 
						|
  : LLVMTargetMachine(T, TT),
 | 
						|
    DataLayout("e-f128:128:128-n64"),
 | 
						|
    FrameInfo(TargetFrameInfo::StackGrowsDown, 16, 0),
 | 
						|
    JITInfo(*this),
 | 
						|
    Subtarget(TT, FS),
 | 
						|
    TLInfo(*this),
 | 
						|
    TSInfo(*this) {
 | 
						|
  setRelocationModel(Reloc::PIC_);
 | 
						|
}
 | 
						|
 | 
						|
 | 
						|
//===----------------------------------------------------------------------===//
 | 
						|
// Pass Pipeline Configuration
 | 
						|
//===----------------------------------------------------------------------===//
 | 
						|
 | 
						|
bool AlphaTargetMachine::addInstSelector(PassManagerBase &PM,
 | 
						|
                                         CodeGenOpt::Level OptLevel) {
 | 
						|
  PM.add(createAlphaISelDag(*this));
 | 
						|
  return false;
 | 
						|
}
 | 
						|
bool AlphaTargetMachine::addPreEmitPass(PassManagerBase &PM,
 | 
						|
                                        CodeGenOpt::Level OptLevel) {
 | 
						|
  // Must run branch selection immediately preceding the asm printer
 | 
						|
  PM.add(createAlphaBranchSelectionPass());
 | 
						|
  PM.add(createAlphaLLRPPass(*this));
 | 
						|
  return false;
 | 
						|
}
 | 
						|
bool AlphaTargetMachine::addCodeEmitter(PassManagerBase &PM,
 | 
						|
                                        CodeGenOpt::Level OptLevel,
 | 
						|
                                        JITCodeEmitter &JCE) {
 | 
						|
  PM.add(createAlphaJITCodeEmitterPass(*this, JCE));
 | 
						|
  return false;
 | 
						|
}
 |