David Majnemer 35e7751af4 ARM: Fix crash in ARM backend inside of ARMConstantIslandPass ...

The ARM backend did not expect LDRBi12 to hold a constant pool operand.
Allow for LLVM to deal with the instruction similar to how it deals with
LDRi12.

This fixes PR16215.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@183238 91177308-0d34-0410-b5e6-96231b3b80d8

2013-06-04 17:46:15 +00:00

..

AArch64

Change how we iterate over relocations on ELF.

2013-05-30 03:05:14 +00:00

ARM

ARM: Fix crash in ARM backend inside of ARMConstantIslandPass

2013-06-04 17:46:15 +00:00

CPP

…

Generic

Drop @llvm.annotation and @llvm.ptr.annotation intrinsics during codegen.

2013-05-21 14:37:16 +00:00

Hexagon

Hexagon: Pass to replace tranfer/copy instructions into combine instruction

2013-05-14 18:54:06 +00:00

Inputs

…

MBlaze

…

Mips

[mips] Big-endian code generation for atomic instructions.

2013-05-31 03:25:44 +00:00

MSP430

…

NVPTX

[NVPTX] Re-enable support for virtual registers in the final output

2013-05-31 12:14:49 +00:00

PowerPC

Change how we iterate over relocations on ELF.

2013-05-30 03:05:14 +00:00

R600

R600: Swizzle texture/export instructions

2013-06-04 15:04:53 +00:00

SI

…

SPARC

Sparc: Add support for indirect branch and blockaddress in Sparc backend.

2013-06-03 05:58:33 +00:00

SystemZ

[SystemZ] Don't use LOAD and STORE REVERSED for volatile accesses

2013-05-31 13:25:22 +00:00

Thumb

…

Thumb2

Fix ARM FastISel tests, as a first step to enabling ARM FastISel

2013-05-14 16:26:38 +00:00

X86

Revert r183069: "TMP: LEA64_32r fixing"

2013-06-01 10:23:46 +00:00

XCore

…