mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-30 16:17:05 +00:00 
			
		
		
		
	This update was done with the following bash script:
  find test/CodeGen -name "*.ll" | \
  while read NAME; do
    echo "$NAME"
    if ! grep -q "^; *RUN: *llc.*debug" $NAME; then
      TEMP=`mktemp -t temp`
      cp $NAME $TEMP
      sed -n "s/^define [^@]*@\([A-Za-z0-9_]*\)(.*$/\1/p" < $NAME | \
      while read FUNC; do
        sed -i '' "s/;\(.*\)\([A-Za-z0-9_-]*\):\( *\)$FUNC: *\$/;\1\2-LABEL:\3$FUNC:/g" $TEMP
      done
      sed -i '' "s/;\(.*\)-LABEL-LABEL:/;\1-LABEL:/" $TEMP
      sed -i '' "s/;\(.*\)-NEXT-LABEL:/;\1-NEXT:/" $TEMP
      sed -i '' "s/;\(.*\)-NOT-LABEL:/;\1-NOT:/" $TEMP
      sed -i '' "s/;\(.*\)-DAG-LABEL:/;\1-DAG:/" $TEMP
      mv $TEMP $NAME
    fi
  done
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186280 91177308-0d34-0410-b5e6-96231b3b80d8
		
	
		
			
				
	
	
		
			148 lines
		
	
	
		
			5.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
			
		
		
	
	
			148 lines
		
	
	
		
			5.0 KiB
		
	
	
	
		
			LLVM
		
	
	
	
	
	
| ; RUN: llc < %s -march=arm -mattr=+neon | FileCheck %s
 | |
| 
 | |
| define <8 x i8> @vpmins8(<8 x i8>* %A, <8 x i8>* %B) nounwind {
 | |
| ;CHECK-LABEL: vpmins8:
 | |
| ;CHECK: vpmin.s8
 | |
| 	%tmp1 = load <8 x i8>* %A
 | |
| 	%tmp2 = load <8 x i8>* %B
 | |
| 	%tmp3 = call <8 x i8> @llvm.arm.neon.vpmins.v8i8(<8 x i8> %tmp1, <8 x i8> %tmp2)
 | |
| 	ret <8 x i8> %tmp3
 | |
| }
 | |
| 
 | |
| define <4 x i16> @vpmins16(<4 x i16>* %A, <4 x i16>* %B) nounwind {
 | |
| ;CHECK-LABEL: vpmins16:
 | |
| ;CHECK: vpmin.s16
 | |
| 	%tmp1 = load <4 x i16>* %A
 | |
| 	%tmp2 = load <4 x i16>* %B
 | |
| 	%tmp3 = call <4 x i16> @llvm.arm.neon.vpmins.v4i16(<4 x i16> %tmp1, <4 x i16> %tmp2)
 | |
| 	ret <4 x i16> %tmp3
 | |
| }
 | |
| 
 | |
| define <2 x i32> @vpmins32(<2 x i32>* %A, <2 x i32>* %B) nounwind {
 | |
| ;CHECK-LABEL: vpmins32:
 | |
| ;CHECK: vpmin.s32
 | |
| 	%tmp1 = load <2 x i32>* %A
 | |
| 	%tmp2 = load <2 x i32>* %B
 | |
| 	%tmp3 = call <2 x i32> @llvm.arm.neon.vpmins.v2i32(<2 x i32> %tmp1, <2 x i32> %tmp2)
 | |
| 	ret <2 x i32> %tmp3
 | |
| }
 | |
| 
 | |
| define <8 x i8> @vpminu8(<8 x i8>* %A, <8 x i8>* %B) nounwind {
 | |
| ;CHECK-LABEL: vpminu8:
 | |
| ;CHECK: vpmin.u8
 | |
| 	%tmp1 = load <8 x i8>* %A
 | |
| 	%tmp2 = load <8 x i8>* %B
 | |
| 	%tmp3 = call <8 x i8> @llvm.arm.neon.vpminu.v8i8(<8 x i8> %tmp1, <8 x i8> %tmp2)
 | |
| 	ret <8 x i8> %tmp3
 | |
| }
 | |
| 
 | |
| define <4 x i16> @vpminu16(<4 x i16>* %A, <4 x i16>* %B) nounwind {
 | |
| ;CHECK-LABEL: vpminu16:
 | |
| ;CHECK: vpmin.u16
 | |
| 	%tmp1 = load <4 x i16>* %A
 | |
| 	%tmp2 = load <4 x i16>* %B
 | |
| 	%tmp3 = call <4 x i16> @llvm.arm.neon.vpminu.v4i16(<4 x i16> %tmp1, <4 x i16> %tmp2)
 | |
| 	ret <4 x i16> %tmp3
 | |
| }
 | |
| 
 | |
| define <2 x i32> @vpminu32(<2 x i32>* %A, <2 x i32>* %B) nounwind {
 | |
| ;CHECK-LABEL: vpminu32:
 | |
| ;CHECK: vpmin.u32
 | |
| 	%tmp1 = load <2 x i32>* %A
 | |
| 	%tmp2 = load <2 x i32>* %B
 | |
| 	%tmp3 = call <2 x i32> @llvm.arm.neon.vpminu.v2i32(<2 x i32> %tmp1, <2 x i32> %tmp2)
 | |
| 	ret <2 x i32> %tmp3
 | |
| }
 | |
| 
 | |
| define <2 x float> @vpminf32(<2 x float>* %A, <2 x float>* %B) nounwind {
 | |
| ;CHECK-LABEL: vpminf32:
 | |
| ;CHECK: vpmin.f32
 | |
| 	%tmp1 = load <2 x float>* %A
 | |
| 	%tmp2 = load <2 x float>* %B
 | |
| 	%tmp3 = call <2 x float> @llvm.arm.neon.vpmins.v2f32(<2 x float> %tmp1, <2 x float> %tmp2)
 | |
| 	ret <2 x float> %tmp3
 | |
| }
 | |
| 
 | |
| declare <8 x i8>  @llvm.arm.neon.vpmins.v8i8(<8 x i8>, <8 x i8>) nounwind readnone
 | |
| declare <4 x i16> @llvm.arm.neon.vpmins.v4i16(<4 x i16>, <4 x i16>) nounwind readnone
 | |
| declare <2 x i32> @llvm.arm.neon.vpmins.v2i32(<2 x i32>, <2 x i32>) nounwind readnone
 | |
| 
 | |
| declare <8 x i8>  @llvm.arm.neon.vpminu.v8i8(<8 x i8>, <8 x i8>) nounwind readnone
 | |
| declare <4 x i16> @llvm.arm.neon.vpminu.v4i16(<4 x i16>, <4 x i16>) nounwind readnone
 | |
| declare <2 x i32> @llvm.arm.neon.vpminu.v2i32(<2 x i32>, <2 x i32>) nounwind readnone
 | |
| 
 | |
| declare <2 x float> @llvm.arm.neon.vpmins.v2f32(<2 x float>, <2 x float>) nounwind readnone
 | |
| 
 | |
| define <8 x i8> @vpmaxs8(<8 x i8>* %A, <8 x i8>* %B) nounwind {
 | |
| ;CHECK-LABEL: vpmaxs8:
 | |
| ;CHECK: vpmax.s8
 | |
| 	%tmp1 = load <8 x i8>* %A
 | |
| 	%tmp2 = load <8 x i8>* %B
 | |
| 	%tmp3 = call <8 x i8> @llvm.arm.neon.vpmaxs.v8i8(<8 x i8> %tmp1, <8 x i8> %tmp2)
 | |
| 	ret <8 x i8> %tmp3
 | |
| }
 | |
| 
 | |
| define <4 x i16> @vpmaxs16(<4 x i16>* %A, <4 x i16>* %B) nounwind {
 | |
| ;CHECK-LABEL: vpmaxs16:
 | |
| ;CHECK: vpmax.s16
 | |
| 	%tmp1 = load <4 x i16>* %A
 | |
| 	%tmp2 = load <4 x i16>* %B
 | |
| 	%tmp3 = call <4 x i16> @llvm.arm.neon.vpmaxs.v4i16(<4 x i16> %tmp1, <4 x i16> %tmp2)
 | |
| 	ret <4 x i16> %tmp3
 | |
| }
 | |
| 
 | |
| define <2 x i32> @vpmaxs32(<2 x i32>* %A, <2 x i32>* %B) nounwind {
 | |
| ;CHECK-LABEL: vpmaxs32:
 | |
| ;CHECK: vpmax.s32
 | |
| 	%tmp1 = load <2 x i32>* %A
 | |
| 	%tmp2 = load <2 x i32>* %B
 | |
| 	%tmp3 = call <2 x i32> @llvm.arm.neon.vpmaxs.v2i32(<2 x i32> %tmp1, <2 x i32> %tmp2)
 | |
| 	ret <2 x i32> %tmp3
 | |
| }
 | |
| 
 | |
| define <8 x i8> @vpmaxu8(<8 x i8>* %A, <8 x i8>* %B) nounwind {
 | |
| ;CHECK-LABEL: vpmaxu8:
 | |
| ;CHECK: vpmax.u8
 | |
| 	%tmp1 = load <8 x i8>* %A
 | |
| 	%tmp2 = load <8 x i8>* %B
 | |
| 	%tmp3 = call <8 x i8> @llvm.arm.neon.vpmaxu.v8i8(<8 x i8> %tmp1, <8 x i8> %tmp2)
 | |
| 	ret <8 x i8> %tmp3
 | |
| }
 | |
| 
 | |
| define <4 x i16> @vpmaxu16(<4 x i16>* %A, <4 x i16>* %B) nounwind {
 | |
| ;CHECK-LABEL: vpmaxu16:
 | |
| ;CHECK: vpmax.u16
 | |
| 	%tmp1 = load <4 x i16>* %A
 | |
| 	%tmp2 = load <4 x i16>* %B
 | |
| 	%tmp3 = call <4 x i16> @llvm.arm.neon.vpmaxu.v4i16(<4 x i16> %tmp1, <4 x i16> %tmp2)
 | |
| 	ret <4 x i16> %tmp3
 | |
| }
 | |
| 
 | |
| define <2 x i32> @vpmaxu32(<2 x i32>* %A, <2 x i32>* %B) nounwind {
 | |
| ;CHECK-LABEL: vpmaxu32:
 | |
| ;CHECK: vpmax.u32
 | |
| 	%tmp1 = load <2 x i32>* %A
 | |
| 	%tmp2 = load <2 x i32>* %B
 | |
| 	%tmp3 = call <2 x i32> @llvm.arm.neon.vpmaxu.v2i32(<2 x i32> %tmp1, <2 x i32> %tmp2)
 | |
| 	ret <2 x i32> %tmp3
 | |
| }
 | |
| 
 | |
| define <2 x float> @vpmaxf32(<2 x float>* %A, <2 x float>* %B) nounwind {
 | |
| ;CHECK-LABEL: vpmaxf32:
 | |
| ;CHECK: vpmax.f32
 | |
| 	%tmp1 = load <2 x float>* %A
 | |
| 	%tmp2 = load <2 x float>* %B
 | |
| 	%tmp3 = call <2 x float> @llvm.arm.neon.vpmaxs.v2f32(<2 x float> %tmp1, <2 x float> %tmp2)
 | |
| 	ret <2 x float> %tmp3
 | |
| }
 | |
| 
 | |
| declare <8 x i8>  @llvm.arm.neon.vpmaxs.v8i8(<8 x i8>, <8 x i8>) nounwind readnone
 | |
| declare <4 x i16> @llvm.arm.neon.vpmaxs.v4i16(<4 x i16>, <4 x i16>) nounwind readnone
 | |
| declare <2 x i32> @llvm.arm.neon.vpmaxs.v2i32(<2 x i32>, <2 x i32>) nounwind readnone
 | |
| 
 | |
| declare <8 x i8>  @llvm.arm.neon.vpmaxu.v8i8(<8 x i8>, <8 x i8>) nounwind readnone
 | |
| declare <4 x i16> @llvm.arm.neon.vpmaxu.v4i16(<4 x i16>, <4 x i16>) nounwind readnone
 | |
| declare <2 x i32> @llvm.arm.neon.vpmaxu.v2i32(<2 x i32>, <2 x i32>) nounwind readnone
 | |
| 
 | |
| declare <2 x float> @llvm.arm.neon.vpmaxs.v2f32(<2 x float>, <2 x float>) nounwind readnone
 |