mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-29 10:32:47 +00:00
ffc49cbea4
The issue was that the MatchingInlineAsm and VariantID args to the MatchInstructionImpl function weren't being set properly. Specifically, when parsing intel syntax, the parser thought it was parsing inline assembly in the at&t dialect; that will never be the case. The crash was caused when the emitter tried to emit the instruction, but the operands weren't set. When parsing inline assembly we only set the opcode, not the operands, which is used to lookup the instruction descriptor. rdar://13854391 and PR15945 Also, this commit reverts r176036. Now that we're correctly parsing the intel syntax the pushad/popad don't match properly. I've reimplemented that fix using a MnemonicAlias. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@181620 91177308-0d34-0410-b5e6-96231b3b80d8
34 lines
917 B
ArmAsm
34 lines
917 B
ArmAsm
// RUN: not llvm-mc -triple x86_64-unknown-unknown %s 2> %t.err
|
|
// RUN: FileCheck --check-prefix=64 < %t.err %s
|
|
|
|
// RUN: not llvm-mc -triple i386-unknown-unknown %s 2> %t.err
|
|
// RUN: FileCheck --check-prefix=32 < %t.err %s
|
|
// rdar://8204588
|
|
|
|
// 64: error: ambiguous instructions require an explicit suffix (could be 'cmpb', 'cmpw', 'cmpl', or 'cmpq')
|
|
cmp $0, 0(%eax)
|
|
|
|
// 32: error: register %rax is only available in 64-bit mode
|
|
addl $0, 0(%rax)
|
|
|
|
// 32: test.s:8:2: error: invalid instruction mnemonic 'movi'
|
|
|
|
# 8 "test.s"
|
|
movi $8,%eax
|
|
|
|
movl 0(%rax), 0(%edx) // error: invalid operand for instruction
|
|
|
|
// 32: error: instruction requires: 64-bit mode
|
|
sysexitq
|
|
|
|
// rdar://10710167
|
|
// 64: error: expected scale expression
|
|
lea (%rsp, %rbp, $4), %rax
|
|
|
|
// rdar://10423777
|
|
// 64: error: index register is 32-bit, but base register is 64-bit
|
|
movq (%rsi,%ecx),%xmm0
|
|
|
|
// 32: error: invalid operand for instruction
|
|
outb al, 4
|