Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-08-06 21:27:23 +00:00
Code Issues Projects Releases Wiki Activity
Files
3bf2d0391fbfad3e41a18a2f037ecf5488ed8c46
llvm-6502/test/CodeGen
History
Eli Friedman a64eb92fe3 Make promotion in operation legalization for SETCC work correctly.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@76153 91177308-0d34-0410-b5e6-96231b3b80d8
2009-07-17 05:16:04 +00:00
..
Alpha
Make promotion in operation legalization for SETCC work correctly.
2009-07-17 05:16:04 +00:00
ARM
fix an arm codegen bug (the same as PR4482 on ppc) where available_externally
2009-07-15 04:12:33 +00:00
CBackend
…
CellSPU
…
CPP
…
Generic
remove tests for removed intrinsics.
2009-07-12 21:30:06 +00:00
IA64
…
Mips
…
MSP430
…
PowerPC
Teach MachineInstr::isRegTiedToDefOperand() to correctly parse inline asm operands.
2009-07-16 20:58:34 +00:00
SPARC
…
SystemZ
Make xfail proper
2009-07-16 14:53:47 +00:00
Thumb
Smarter isel of ldrsb / ldrsh. Only make use of these when [r,r] address is feasible.
2009-07-11 07:08:13 +00:00
Thumb2
Emit cross regclass register moves for thumb2.
2009-07-16 23:26:06 +00:00
X86
Assume an inline asm might be a call, so we get
2009-07-16 22:34:45 +00:00
XCore
Combine an unaligned store of unaligned load into a memmove.
2009-07-16 12:50:48 +00:00
Powered by Gitea Version: 1.24.4 Page: 5684ms Template: 2558ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API