Logo
Explore Mirrors Help
Sign In
6502/llvm-6502
1
0
Fork 0
You've already forked llvm-6502
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2025-07-17 03:24:34 +00:00
Code Issues Projects Releases Wiki Activity
Files
42b51e4ae2b5324e2f9a297f623e44ea2b79e7ae
llvm-6502/lib/CodeGen/SelectionDAG
History
Evan Cheng 8dc5cad8a2 Don't attempt expensive pre-/post- indexed dag combine if target does not support them.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@31598 91177308-0d34-0410-b5e6-96231b3b80d8
2006-11-09 19:10:46 +00:00
..
DAGCombiner.cpp
Don't attempt expensive pre-/post- indexed dag combine if target does not support them.
2006-11-09 19:10:46 +00:00
LegalizeDAG.cpp
Fix PR988 and CodeGen/Generic/2006-11-06-MemIntrinsicExpand.ll.
2006-11-07 04:11:44 +00:00
Makefile
For PR780:
2006-07-26 16:18:00 +00:00
ScheduleDAG.cpp
Changes to use operand constraints to process two-address instructions.
2006-11-04 09:44:31 +00:00
ScheduleDAGList.cpp
Changes to use operand constraints to process two-address instructions.
2006-11-04 09:44:31 +00:00
ScheduleDAGRRList.cpp
Remove dead code; added a missing null ptr check.
2006-11-06 21:33:46 +00:00
ScheduleDAGSimple.cpp
For PR786:
2006-11-02 20:25:50 +00:00
SelectionDAG.cpp
Rename ISD::MemOpAddrMode to ISD::MemIndexedMode
2006-11-09 17:55:04 +00:00
SelectionDAGISel.cpp
For PR950:
2006-11-08 06:47:33 +00:00
SelectionDAGPrinter.cpp
Rename ISD::MemOpAddrMode to ISD::MemIndexedMode
2006-11-09 18:44:21 +00:00
TargetLowering.cpp
Add a mechanism to specify whether a target supports a particular indexed load / store.
2006-11-09 18:56:43 +00:00
Powered by Gitea Version: 1.24.3 Page: 162ms Template: 3ms
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API