mirror of
				https://github.com/c64scene-ar/llvm-6502.git
				synced 2025-10-31 08:16:47 +00:00 
			
		
		
		
	Summary: This is because the FP64A the hardware will redirect 32-bit reads/writes from/to odd-numbered registers to the upper 32-bits of the corresponding even register. In effect, simulating FR=0 mode when FR=0 mode is not available. Unfortunately, we have to make the decision to avoid mfc1/mtc1 before register allocation so we currently do this for even registers too. FPXX has a similar requirement on 32-bit architectures that lack mfhc1/mthc1 so this patch also handles the affected moves from the FPU for FPXX too. Moves to the FPU were supported by an earlier commit. Differential Revision: http://reviews.llvm.org/D4484 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@212938 91177308-0d34-0410-b5e6-96231b3b80d8
		
			
				
	
	
		
			149 lines
		
	
	
		
			4.0 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
			
		
		
	
	
			149 lines
		
	
	
		
			4.0 KiB
		
	
	
	
		
			C++
		
	
	
	
	
	
| //===-- MipsMachineFunctionInfo.cpp - Private data used for Mips ----------===//
 | |
| //
 | |
| //                     The LLVM Compiler Infrastructure
 | |
| //
 | |
| // This file is distributed under the University of Illinois Open Source
 | |
| // License. See LICENSE.TXT for details.
 | |
| //
 | |
| //===----------------------------------------------------------------------===//
 | |
| 
 | |
| #include "MipsMachineFunction.h"
 | |
| #include "MCTargetDesc/MipsBaseInfo.h"
 | |
| #include "MipsInstrInfo.h"
 | |
| #include "MipsSubtarget.h"
 | |
| #include "llvm/CodeGen/MachineInstrBuilder.h"
 | |
| #include "llvm/CodeGen/MachineRegisterInfo.h"
 | |
| #include "llvm/IR/Function.h"
 | |
| #include "llvm/Support/CommandLine.h"
 | |
| #include "llvm/Support/raw_ostream.h"
 | |
| 
 | |
| using namespace llvm;
 | |
| 
 | |
| static cl::opt<bool>
 | |
| FixGlobalBaseReg("mips-fix-global-base-reg", cl::Hidden, cl::init(true),
 | |
|                  cl::desc("Always use $gp as the global base register."));
 | |
| 
 | |
| // class MipsCallEntry.
 | |
| MipsCallEntry::MipsCallEntry(const StringRef &N) {
 | |
| #ifndef NDEBUG
 | |
|   Name = N;
 | |
|   Val = nullptr;
 | |
| #endif
 | |
| }
 | |
| 
 | |
| MipsCallEntry::MipsCallEntry(const GlobalValue *V) {
 | |
| #ifndef NDEBUG
 | |
|   Val = V;
 | |
| #endif
 | |
| }
 | |
| 
 | |
| bool MipsCallEntry::isConstant(const MachineFrameInfo *) const {
 | |
|   return false;
 | |
| }
 | |
| 
 | |
| bool MipsCallEntry::isAliased(const MachineFrameInfo *) const {
 | |
|   return false;
 | |
| }
 | |
| 
 | |
| bool MipsCallEntry::mayAlias(const MachineFrameInfo *) const {
 | |
|   return false;
 | |
| }
 | |
| 
 | |
| void MipsCallEntry::printCustom(raw_ostream &O) const {
 | |
|   O << "MipsCallEntry: ";
 | |
| #ifndef NDEBUG
 | |
|   if (Val)
 | |
|     O << Val->getName();
 | |
|   else
 | |
|     O << Name;
 | |
| #endif
 | |
| }
 | |
| 
 | |
| MipsFunctionInfo::~MipsFunctionInfo() {
 | |
|   for (StringMap<const MipsCallEntry *>::iterator
 | |
|        I = ExternalCallEntries.begin(), E = ExternalCallEntries.end(); I != E;
 | |
|        ++I)
 | |
|     delete I->getValue();
 | |
| 
 | |
|   for (const auto &Entry : GlobalCallEntries)
 | |
|     delete Entry.second;
 | |
| }
 | |
| 
 | |
| bool MipsFunctionInfo::globalBaseRegSet() const {
 | |
|   return GlobalBaseReg;
 | |
| }
 | |
| 
 | |
| unsigned MipsFunctionInfo::getGlobalBaseReg() {
 | |
|   // Return if it has already been initialized.
 | |
|   if (GlobalBaseReg)
 | |
|     return GlobalBaseReg;
 | |
| 
 | |
|   const MipsSubtarget &ST = MF.getTarget().getSubtarget<MipsSubtarget>();
 | |
| 
 | |
|   const TargetRegisterClass *RC;
 | |
|   if (ST.inMips16Mode())
 | |
|     RC=(const TargetRegisterClass*)&Mips::CPU16RegsRegClass;
 | |
|   else
 | |
|     RC = ST.isABI_N64() ?
 | |
|       (const TargetRegisterClass*)&Mips::GPR64RegClass :
 | |
|       (const TargetRegisterClass*)&Mips::GPR32RegClass;
 | |
|   return GlobalBaseReg = MF.getRegInfo().createVirtualRegister(RC);
 | |
| }
 | |
| 
 | |
| bool MipsFunctionInfo::mips16SPAliasRegSet() const {
 | |
|   return Mips16SPAliasReg;
 | |
| }
 | |
| unsigned MipsFunctionInfo::getMips16SPAliasReg() {
 | |
|   // Return if it has already been initialized.
 | |
|   if (Mips16SPAliasReg)
 | |
|     return Mips16SPAliasReg;
 | |
| 
 | |
|   const TargetRegisterClass *RC;
 | |
|   RC=(const TargetRegisterClass*)&Mips::CPU16RegsRegClass;
 | |
|   return Mips16SPAliasReg = MF.getRegInfo().createVirtualRegister(RC);
 | |
| }
 | |
| 
 | |
| void MipsFunctionInfo::createEhDataRegsFI() {
 | |
|   for (int I = 0; I < 4; ++I) {
 | |
|     const MipsSubtarget &ST = MF.getTarget().getSubtarget<MipsSubtarget>();
 | |
|     const TargetRegisterClass *RC = ST.isABI_N64() ?
 | |
|         &Mips::GPR64RegClass : &Mips::GPR32RegClass;
 | |
| 
 | |
|     EhDataRegFI[I] = MF.getFrameInfo()->CreateStackObject(RC->getSize(),
 | |
|         RC->getAlignment(), false);
 | |
|   }
 | |
| }
 | |
| 
 | |
| bool MipsFunctionInfo::isEhDataRegFI(int FI) const {
 | |
|   return CallsEhReturn && (FI == EhDataRegFI[0] || FI == EhDataRegFI[1]
 | |
|                         || FI == EhDataRegFI[2] || FI == EhDataRegFI[3]);
 | |
| }
 | |
| 
 | |
| MachinePointerInfo MipsFunctionInfo::callPtrInfo(const StringRef &Name) {
 | |
|   const MipsCallEntry *&E = ExternalCallEntries[Name];
 | |
| 
 | |
|   if (!E)
 | |
|     E = new MipsCallEntry(Name);
 | |
| 
 | |
|   return MachinePointerInfo(E);
 | |
| }
 | |
| 
 | |
| MachinePointerInfo MipsFunctionInfo::callPtrInfo(const GlobalValue *Val) {
 | |
|   const MipsCallEntry *&E = GlobalCallEntries[Val];
 | |
| 
 | |
|   if (!E)
 | |
|     E = new MipsCallEntry(Val);
 | |
| 
 | |
|   return MachinePointerInfo(E);
 | |
| }
 | |
| 
 | |
| int MipsFunctionInfo::getMoveF64ViaSpillFI(const TargetRegisterClass *RC) {
 | |
|   if (MoveF64ViaSpillFI == -1) {
 | |
|     MoveF64ViaSpillFI = MF.getFrameInfo()->CreateStackObject(
 | |
|         RC->getSize(), RC->getAlignment(), false);
 | |
|   }
 | |
|   return MoveF64ViaSpillFI;
 | |
| }
 | |
| 
 | |
| void MipsFunctionInfo::anchor() { }
 |